| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STR720 Datasheet(PDF) 306 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 Datasheet(HTML) 306 Page - STMicroelectronics |
|
306 / 401 page ![]() STR720 - WATCHDOG TIMER (WDG) 306/401 WDT Prescaler Register (WDTPR) Address Offset: 04h Reset value: 00FFh Bit 15:8 = Reserved. Bit 7:0 = PR[7:0]: Prescaler value. The clock to Timer Counter is divided by PR[7:0]+1. This value takes effect when Watchdog mode is enabled (WE bit is put to ‘1’) or the re-load sequence occurs or the Counter starts (SC) bit is put to ‘1’ in Timer mode. WDT pre-load Value Register (WDTVR) Address Offset: 08h Reset value: FFFFh Bit 15:0 = TV[15:0]: Timer Pre-load Value This value is loaded in the Timer Counter when it starts counting or a re-load sequence occurs or an End of Count is reached. The time ( µs) need to reach the end of count is given by: (PR[7:0]+1)*(TV[15:0]+1)*TCK/1000 (µs) where TCK is the Watchdog clock period measured in ns. I.e. if FCK = 20MHz the default timeout set after the system reset is 256*65536*50/1000 = 838861 µs. 15 14 13 12 11 10 9 8 765432 1 0 reserved PR7 PR6 PR5 PR4 PR3 PR2 PR1 PR0 - rwrwrwrwrwrw rw rw 15 14 13 12 11 10 9 8 765432 1 0 TV15 TV14 TV13 TV12 TV11 TV10 TV9 TV8 TV7 TV6 TV5 TV4 TV3 TV2 TV1 TV0 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 1 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |