ADE7978 datasheet(103/125 Pages) AD

103 / 125 page

Data Sheet

ADE7978/ADE7933/ADE7932/ADE7923

Rev. D | Page 103 of 125

Table 60 describes the HCLK, HSIZE, HGAP, HXFER[1:0], and

HSAPOL bits in the HSDC_CFG register. Table 38 lists the time

it takes to execute an HSDC data transfer for all HSDC_CFG

125 µs (8 kHz), which is the update rate of the waveform sample

registers. When the transfer time is less than 125 µs, the HSDC

port transmits data every sampling cycle. When the transfer

time is greater than 125 µs, the HSDC port transmits data only

in the first of two consecutive 8 kHz sampling cycles; that is, the

port transmits registers at an effective rate of 4 kHz.

Table 38. Communication Times for Various HSDC Settings

HXFER[1:0]

HGAP

HSIZE1

HCLK

Communication Time (µs)

N/A

128

77.125

154.25

119.25

238.25

N/A

33.25

66.5

51.625

103.25

N/A

66.625

133.25

1 N/A means not applicable.

HSCLK

HSD

HSA

IAVW (32 BITS)

VAWV (32 BITS)

IBWV (32 BITS)

CFVAR (32 BITS)

Figure 133. HSDC Communication for HGAP = 0, HXFER[1:0] = 00, and HSAPOL = 0; HSIZE Is Irrelevant

HSCLK

HSD

HSA

IAVW (32 BITS)

VAWV (32 BITS)

IBWV (32 BITS)

CVAR (32 BITS)

7 HCLK

CYCLES

7 HCLK

CYCLES

Figure 134. HSDC Communication for HSIZE = 0, HGAP = 1, HXFER[1:0] = 00, and HSAPOL = 0

HSCLK

HSD

HSA

IAVW (BYTE 3)

IAVW (BYTE 2)

IAVW (BYTE 1)

CVAR (BYTE 0)

7 HCLK

CYCLES

7 HCLK

CYCLES

Figure 135. HSDC Communication for HSIZE = 1, HGAP = 1, HXFER[1:0] = 00, and HSAPOL = 0

ADE7978 Datasheet(PDF) 103 Page - Analog Devices

ADE7978 Datasheet(HTML) 103 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL