CS5320 datasheet(102/160 Pages) AMCC

102 / 160 page

S5320 – PCI Match Maker: Mailbox Overview

102

DS1656

AMCC Confidential and Proprietary

Revision 5.03 – June 14, 2006

Data Sheet

PCI incoming mailbox interrupts, the S5320 asserts

the PCI interrupt, INTA#. For Add-On incoming mail-

box interr upts, the S5320 asser ts the Add-On

interrupt, IRQ#.

For the outgoing mailbox interrupts, when the speci-

fied byte becomes empty, an interrupt is generated.

The interrupt might be used to indicate that the other

interface has received the last information sent and

more may be written. For PCI outgoing mailbox inter-

rupts, the S5320 asserts the PCI interrupt, INTA#. For

Add-On outgoing mailbox interrupts, the S5320

asserts the Add-On interrupt, IRQ#.

Add-On Outgoing Mailbox, Byte 3 Access

PCI incoming mailbox byte 3 (Add-On outgoing mail-

box, byte 3, or AOMB[3]) has been further enhanced

by the addition of a separate 8-bit interface (MD[7:0])

on the Add-On side. This interface can be used to

write to AOMB[3] instead of/or in addition to the nor-

mal method (via an Add-On Operation Register write

to AOMB[3]).

The MD[7:0] bus can be configured in one of two

modes: Input mode or I/O mode. If the configuration

pin MDMODE is strapped high, the MD[7:0] bus is set

to be in input mode only. If MDMODE is strapped low,

the MD[7:0] bus will operate in a bi-directional mode. If

the MD[7:0] bus is set up for input-only mode, data will

be latched into AOMB[3] when the LOAD# input is

sampled low by the Add-On clock. The LOAD# input

pin may also be used to generate a PCI interrupt if the

appropriate interrupt is enabled in the Interrupt Con-

trol/Status Register (INTCSR). These functions are

identical to the Add-On device writing to its byte 3 out-

going mailbox via the DQ bus. As a matter of fact,

Add-On mailbox byte 3 is accessible by either the

external mailbox port or the Add-On interface. Which-

ever interface writes to it last will determine the data

that resides in that register.

When the MD[7:0] bus is set up for I/O mode and

LOAD# is high (deasserted), the MD[7:0] bus is an

active output, driving the contents of the PCI outgoing

mailbox, byte 3 (OMB[3]). In this case, the MD[7:0]

bus will be updated anytime the PCI writes to mailbox

OMB[3]. As a result, the MD[7:0] bus will be synchro-

nous to the PCI clock. When LOAD# is driven low, the

MD[7:0] bus is tri-stated, allowing external data to be

latched into Add-On outgoing mailbox byte 3. This is a

similar function that exists for input-only.

Figures 56 and 57 show the interaction between the

MD[7:0] bus and the LOAD# input pin. Note that a

turnaround cycle is utilized when writing data to the

mailbox byte in I/O mode. This is to prevent contention

on the MD[7:0] drivers.

BUS INTERFACE

The mailboxes appear on the Add-On and PCI bus

interfaces as two operation registers. One is the out-

going mailbox, and the other is the incoming mailbox.

These mailboxes may be used to generate interrupts

to each of the interfaces. The following sections

describe the Add-On and PCI bus interfaces for the

mailbox registers.

PCI Bus Interface

The mailbox operation registers do not support burst

accesses by an initiator. A PCI initiator attempting to

burst to the mailbox registers causes the S5320 to

respond with a target disconnect with data. PCI writes

to a full outgoing mailbox overwrite data currently in

that mailbox. PCI reads from an empty incoming mail-

box return the data that was previously contained in

the mailbox. In this case, the data cannot be guaran-

teed. It is intended for the user to verify that a mailbox

is full before it is read.

PCI incoming and outgoing mailbox interrupts are

enabled/disabled in the INTCSR. The mailboxes can

generate a PCI interrupt (INTA#) under two conditions

(individually enabled). For an incoming mailbox full

interrupt, INTA# is asserted on the rising edge of the

PCI clock after the Add-On mailbox write completes.

For an outgoing mailbox empty interrupt, INTA# is

asserted on the rising edge of the PCI clock after the

Add-On mailbox read completes. INTA# is deasserted

one PCI clock cycle after the mailbox interrupt is ser-

viced (by writing a 1 to the proper interrupt source bit).

Add-On Bus Interface

The Add-On mailbox interface behaves similarly to the

PCI bus interface. Add-On writes to a full outgoing

mailbox overwrite data currently in that mailbox. PCI

reads from an empty incoming mailbox return the data

that was previously contained in the mailbox.

Signal Pin

Add-On Outgoing Mailbox

MD0

Mailbox, Bit 24

MD1

Mailbox, Bit 25

MD2

Mailbox, Bit 26

MD3

Mailbox, Bit 27

MD4

Mailbox, Bit 28

MD5

Mailbox, Bit 29

MD6

Mailbox, Bit 30

MD7

Mailbox, Bit 31

CS5320 Datasheet(PDF) 102 Page - Applied Micro Circuits Corporation

CS5320 Datasheet(HTML) 102 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL