Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

STM32MP151AAA3 Datasheet(PDF) 151 Page - STMicroelectronics

No. de pieza STM32MP151AAA3
Descripción Electrónicos  Arm® Cortex®-A7 650 MHz Cortex®-M4 MPU, TFT, 35 comm. interfaces, 25 timers, adv. analog
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32MP151AAA3 Datasheet(HTML) 151 Page - STMicroelectronics

Back Button STM32MP151AAA3 Datasheet HTML 147Page - STMicroelectronics STM32MP151AAA3 Datasheet HTML 148Page - STMicroelectronics STM32MP151AAA3 Datasheet HTML 149Page - STMicroelectronics STM32MP151AAA3 Datasheet HTML 150Page - STMicroelectronics STM32MP151AAA3 Datasheet HTML 151Page - STMicroelectronics STM32MP151AAA3 Datasheet HTML 152Page - STMicroelectronics STM32MP151AAA3 Datasheet HTML 153Page - STMicroelectronics STM32MP151AAA3 Datasheet HTML 154Page - STMicroelectronics STM32MP151AAA3 Datasheet HTML 155Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 245 page
background image
DS12500 Rev 1
151/245
STM32MP151A
Electrical characteristics
228
6.3.10
PLL characteristics
The parameters given in Table 36, Table 37, Table 38 are derived from tests performed
under temperature and VDD supply voltage conditions summarized in Table 13: General
operating conditions.
PLL1_1600, PLL2_1600 characteristics
1. Guaranteed by design.
Table 36. PLL1_1600, PLL2_1600 characteristics(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPLL_IN
PLL input clock
Normal mode and Sigma delta mode
8
-
16
MHz
PLL input clock
duty cycle
-10
-
90
%
fPLL_P_Q_R_
OUT
PLL P,Q,R
multiplier output
clock
-
3.125
-
800(2) MHz
PLL P,Q,R clock
duty cycle
Division by 1
45
50
55
%
Even divisions
(N multiple of 2)
45
50
55
Odd divisions
(N not multiple of 2)
[100,
(N+1)/
2N] - 5
[100,
(N+1)/
2N]
[100,
(N+1)/
2N] +
5
fVCO_OUT
PLL VCO output
-
400
-
800
MHz
tLOCK
PLL lock time
Normal mode
-
50
150
µs
Sigma-delta mode (CKIN ≥ 8 MHz)
-
65
170
ALOCK
Lock Accuracy
(Ratio VCO
frequency versus
target frequency at
lock)
--
-
±2
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com