| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST7232A Datasheet(PDF) 123 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7232A Datasheet(HTML) 123 Page - STMicroelectronics |
|
123 / 157 page ![]() ST7232A 123/157 CLOCK CHARACTERISTICS (Cont’d) 12.5.4 PLL Characteristics Note: 1. Data characterized but not tested. The user must take the PLL jitter into account in the application (for example in serial communication or sampling of high frequency signals). The PLL jitter is a periodic effect, which is integrated over several CPU cycles. Therefore the longer the period of the application signal, the less it will be impacted by the PLL jitter. Figure 65 shows the PLL jitter integrated on application signals in the range 125kHz to 2MHz. At frequen- cies of less than 125KHz, the jitter is negligible. Figure 65. Integrated PLL Jitter vs signal frequency1 Note 1: Measurement conditions: fCPU = 8MHz. Symbol Parameter Conditions Min Typ Max Unit fOSC PLL input frequency range 2 4 MHz ∆ f CPU/ fCPU Instantaneous PLL jitter 1) fOSC = 4 MHz. 0.7 2 % 0 0.2 0.4 0.6 0.8 1 1.2 4 MHz 2 MHz 1 MHz 500 kHz 250 kHz 125 kHz Application Frequency +/-Jitter (%) max typ 1 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |