H8SLASH3021 datasheet(227/712 Pages) RENESAS

227 / 712 page

8. 16-Bit Integrated Timer Unit (ITU)

Rev.2.00 Mar. 22, 2007 Page 203 of 684

REJ09B0352-0200

Counting Direction

Down-Counting

Up-Counting

TCLKA pin

High

Low

High

TCLKB pin

Low

HighHigh

Low

In phase counting mode channel 2 operates as above regardless of the external clock edges

selected by bits CKEG1 and CKEG0 and the clock source selected by bits TPSC2 to TPSC0 in

timer control register 2 (TCR2). Phase counting mode takes precedence over these settings.

The counter clearing condition selected by the CCLR1 and CCLR0 bits in TCR2 and the compare

match/input capture settings and interrupt functions of timer I/O control register 2 (TIOR2), timer

interrupt enable register 2 (TIER2), and timer status register 2 (TSR2) remain effective in phase

counting mode.

Bit 5—Flag Direction (FDIR): Designates the setting condition for the overflow flag (OVF) in

timer status register 2 (TSR2). The FDIR designation is valid in all modes in channel 2.

Bit 5

FDIR

Description

OVF is set to 1 in TSR2 when TCNT2 overflows or underflows

(Initial value)

OVF is set to 1 in TSR2 when TCNT2 overflows

Bit 4—PWM Mode 4 (PWM4): Selects whether channel 4 operates normally or in PWM mode.

Bit 4

PWM4

Description

Channel 4 operates normally

(Initial value)

Channel 4 operates in PWM mode

When bit PWM4 is set to 1 to select PWM mode, pin TIOCA4 becomes a PWM output pin. The

output goes to 1 at compare match with general register A4 (GRA4), and to 0 at compare match

with general register B4 (GRB4).

If complementary PWM mode or reset-synchronized PWM mode is selected by bits CMD1 and

CMD0 in the timer function control register (TFCR), the CMD1 and CMD0 setting takes

precedence and the PWM4 setting is ignored.

H8/3021 Datasheet(PDF) 227 Page - Renesas Technology Corp

H8/3021 Datasheet(HTML) 227 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL