| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST72734 Datasheet(PDF) 102 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72734 Datasheet(HTML) 102 Page - STMicroelectronics |
|
102 / 144 page ![]() ST72774/ST727754/ST72734 102/144 DDC INTERFACE (Cont’d) DDC2B Mode: The DDC1/2B Interface enters DDC2B mode either from the transition state or from the initial state if software sets the HWPE bit while P&D only or FPDI-2 mode is selected. Once in DDC2B mode, the Interface always acts as a slave following the protocol described in Figure 62. The DDC1/2B Interface continuously monitors the SDA and SCL lines for a START condition and will not respond (no acknowledge) until one is found. A STOP condition at the end of a Read command (after a NACK) forces the stand-by state. A STOP condition at the end of a Write command triggers the internal DMA write cycle. The Interface samples the SDA line on the rising edge of SCL and outputs data on the falling edge of SCL. In any case SDA can only change when SCL is low. Figure 62. DDC2B protocol (example) SDA SCL Start Ack A0h Device Slave 00h Data Address Ack Start A1h Data1 Ack DataN Nack Stop Stop Address Device Slave Address 128 / 256 bytes EDID Legend: Italics = data / control signal from display Ack Bold = data / control signal from host |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |