LAN9220 datasheet(72/142 Pages) MICROCHIP

72 / 142 page

LAN9220

DS00002417A-page 72

 2006-2017 Microchip Technology Inc.

5.3.4

INT_EN—INTERRUPT ENABLE REGISTER

This register contains the interrupt masks for IRQ. Writing 1 to any of the bits enables the corresponding interrupt as a

source for IRQ. Bits in the INT_STS register will still reflect the status of the interrupt source regardless of whether the

source is enabled as an interrupt in this register.

Offset:

5Ch

Size:

32 bits

Bits

Description

Type

Default

Software Interrupt (SW_INT_EN)

R/W

30:26

Reserved

TX Stopped Interrupt Enable (TXSTOP_INT_EN)

R/W

RX Stopped Interrupt Enable (RXSTOP_INT_EN)

R/W

RX Dropped Frame Counter Halfway Interrupt Enable (RXDFH_INT_EN).

R/W

Reserved

TX IOC Interrupt Enable (TIOC_INT_EN)

R/W

RX DMA Interrupt (RXD_INT).

R/W

GP Timer (GPT_INT_EN)

R/W

PHY (PHY_INT_EN)

R/W

Power Management Event Interrupt Enable (PME_INT_EN)

R/W

TX Status FIFO Overflow (TXSO_EN)

R/W

Receive Watchdog Time-out Interrupt (RWT_INT_EN)

R/W

Receiver Error Interrupt (RXE_INT_EN)

R/W

Transmitter Error Interrupt (TXE_INT_EN)

R/W

12:11

Reserved

TX Data FIFO Overrun Interrupt (TDFO_INT_EN)

R/W

TX Data FIFO Available Interrupt (TDFA_INT_EN)

R/W

TX Status FIFO Full Interrupt (TSFF_INT_EN)

R/W

TX Status FIFO Level Interrupt (TSFL_INT_EN)

R/W

RX Dropped Frame Interrupt Enable (RXDF_INT_EN)

R/W

Reserved

RX Status FIFO Full Interrupt (RSFF_INT_EN)

R/W

RX Status FIFO Level Interrupt (RSFL_INT_EN)

R/W

2-0

GPIO [2:0] (GPIOx_INT_EN).

R/W

000

LAN9220 Datasheet(PDF) 72 Page - Microchip Technology

LAN9220 Datasheet(HTML) 72 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL