| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
71321LA55TFGI Datasheet(PDF) 12 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
71321LA55TFGI Datasheet(HTML) 12 Page - Integrated Device Technology |
|
12 / 18 page ![]() 6.42 IDT71321SA/LA and IDT71421SA/LA High Speed 2K x 8 Dual-Port Static RAM with Interrupts Industrial and Commercial Temperature Ranges 12 tWC tWP tDW tDH tBDD tDDD tBDA tWDD ADDR"B" DATAOUT"B" DATAIN"A" ADDR"A" MATCH VALID MATCH VALID R/W "A" BUSY"B" tAPS (1) 2691 drw 10 tBAA T im ing Wa ve for m of Writ e w it h Por t -t o-Por t Re a d a nd BUSY(2,3,4) NOTES: 1. To ensure that the earlier of the two ports wins. tAPS is ignored for Slave (IDT71421). 2. CEL = CER = VIL 3. OE = VIL for the reading port. 4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A". NOTES: 1. tWH must be met for both BUSY input (IDT71421, slave) or output (IDT71321, Master). 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH. 3. tWB is only for the slave version (IDT71421). 4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A". T im ing Wa ve for m of Writ e w it h BUSY(4) BUSY"B" 2691 drw 11 R/W"A" tWP tWH tWB R/W"B" (2) (1) (3) , |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |