Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

ML7021 Datasheet(PDF) 7 Page - OKI electronic componets

No. de pieza ML7021
Descripción Electrónicos  Echo Canceler
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  OKI [OKI electronic componets]
Página de inicio  http://www.oki.com
Logo OKI - OKI electronic componets

ML7021 Datasheet(HTML) 7 Page - OKI electronic componets

Back Button ML7021 Datasheet HTML 3Page - OKI electronic componets ML7021 Datasheet HTML 4Page - OKI electronic componets ML7021 Datasheet HTML 5Page - OKI electronic componets ML7021 Datasheet HTML 6Page - OKI electronic componets ML7021 Datasheet HTML 7Page - OKI electronic componets ML7021 Datasheet HTML 8Page - OKI electronic componets ML7021 Datasheet HTML 9Page - OKI electronic componets ML7021 Datasheet HTML 10Page - OKI electronic componets ML7021 Datasheet HTML 11Page - OKI electronic componets Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
7
¡ Semiconductor
ML7021
(4/4)
Pin
Symbol
Type
Description
22
SYNCO
O
23
SCKO
O
24
RST
I
25
WDT
O
26
GC
I
Input signal by which the gain controller for the RIN input is
controlled and the RIN input level is controlled and howling is prevented.
The gain controller adjusts the RIN input level when it is –10 dBm0 or
above. RIN input levels from –10 to –1.5 dBm0 will be suppressed to
–10 dBm0 in the attenuation range from 0 to 8.5 dB.
RIN input levels above –1.5 dBm0 will always be attenuated by 8.5 dB.
• Single Chip or Master Chip in a Cascade Connection
"H": Gain control ON
"L": Gain control OFF
"H" is recommended for echo cancellation.
• Slave Chip in a Cascade Connection
Fixed at "L"
This pin is loaded in synchronization with the falling edge of the INT signal
or the rising edge of RST.
Test program end signal.
This signal is output when one cycle (8kHz) of processing is completed.
Leave it open.
Reset signal.
"L": Reset mode
"H": Normal operation mode
Due to initialization, input signals are disabled for 100 ms after reset
(after RST is returned from L to H).
Input the basic clock during the reset.
Output pins during the reset are in the following states :
High impedance: SOUT, ROUT
"L": WDT
"H": OF1, OF2
Not affected: X2, SYNCO, SCKO, IRLD, MCKO
After the power is turned on, initialize the LSI's internal registers by your
execution of HÆL sequence 1ms later than the master clock starts
normal oscilation.
This LSI starts a normal operation by releasing this pin to H after the
HÆL sequence above.
Here, this pin must stay L for 1ms or longer.
Transmit clock signal (256 kHz) for the PCM CODEC.
Connect to the SCK pin and the PCM CODEC transmit/receive clock pin.
Leave it open if using an external SCK.
8 kHz sync signal for the PCM CODEC.
Connect to the SYNC pin and the PCMCODEC transmit/receive sync pin.
Leave it open if using an external SYNC.
28
MCKO
O
Basic clock (19.2 MHz).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com