Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

AR8327-AL1A-R Datasheet(PDF) 61 Page - List of Unclassifed Manufacturers

No. de pieza AR8327-AL1A-R
Descripción Electrónicos  Seven-port Gigabit Ethernet Switch
PDF  394 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ETC2 [List of Unclassifed Manufacturers]
Página de inicio  
Logo ETC2 - List of Unclassifed Manufacturers

AR8327-AL1A-R Datasheet(HTML) 61 Page - List of Unclassifed Manufacturers

Back Button AR8327-AL1A-R Datasheet HTML 57Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 58Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 59Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 60Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 61Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 62Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 63Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 64Page - List of Unclassifed Manufacturers AR8327-AL1A-R Datasheet HTML 65Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 394 page
background image
Atheros Communications, Inc.
AR8327/AR8327N Seven-port Gigabit Ethernet
Switch
61
Table 3-6 summarizes the PORT5 PAD MODE CTRL Register.
3.2.4
PORT6 PAD MODE CTRL
Address: 0x000C
HW RST
Table 3-6.
PORT5 PAD MODE CTRL Register
Bit
R/W
Inital
Value
Mnemonic
Description
31:27
R/O
0
Reserved
26
R/W
0
Mac5_rgmii_en
1'b1 Mac5 connected to cpu through
RGMII interface
25
R/W
0
Mac5_rgmii_txclk_delay_en
1'b1 RGMII interface txclk(input from
cpu) will be delay, delay value depend
on bit23:bit22
24
R/W
0
Mac5_rgmii_rxclk_delay_en
1'b1 RGMII interface rxclk will be
delay,
1000M: delay 2ns output to cpu
10/100M: delay value depend on
bit21:bit20
23:22
R/W
0
Mac5_rgmii_txclk_delay_sel
2'b11 ~ 2'b00
Control the delay value of RGMII
interface txclk,2'b11 has the max delay
21:20
R/W
0
Mac5_rgmii_rxclk_delay_sel
2'b11 ~ 2'b00
Control the delay value of RGMII
interface rxclk,2'b11 has the max delay
19:12
R/O
0
Reserved
11
R/W
0
Mac5_phy_mii_pipe_rxclk_sel
1'b1 select clock edge for rxpipe,default
is invert
10
R/W
0
Mac5_phy_mii_en
1'b1: mac5 connected to cpu through
MII interface, phy mode
9
R/W
0
Mac5_phy_mii_txclk_sel
1'b1 select invert clock output for port5
phymode ,MII interface txclk
8
R/W
0
Mac5_phy_mii_rxclk_sel
1'b1 select invert clock output for port5
phymode ,MII interface rxclk
7;3
R/W
0
Reserved
2
R/W
0
Mac5_mac_mii_en
1'b1 Mac5 connected to cpu through
MII interface, mac mode
1
R/W
0
Mac5_mac_mii_txclk_sel
1'b1 select invert clock input for port5
macmode, MII interface txclk
0
R/W
0
Mac5_mac_mii_rxclk_sel
1'b1 select invert clock input for port5
macmode, MII interface rxclk



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com