Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

ADRF5720BCCZN-R7 Datasheet(PDF) 15 Page - Analog Devices

No. de pieza ADRF5720BCCZN-R7
Descripción Electrónicos  Silicon Digital Attenuator, 9kHz to 40GHz
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

ADRF5720BCCZN-R7 Datasheet(HTML) 15 Page - Analog Devices

Back Button ADRF5720BCCZN-R7 Datasheet HTML 11Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 12Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 13Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 14Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 15Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 16Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 17Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 18Page - Analog Devices ADRF5720BCCZN-R7 Datasheet HTML 19Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 15 / 19 page
background image
Data Sheet
ADRF5720
Rev. 0 | Page 15 of 19
PARALLEL MODE INTERFACE
The ADRF5720 has six digital control inputs, D0 (LSB) to D5
(MSB), to select the desired attenuation state in parallel mode, as
shown in Table 7. The parallel control interface is activated when
PS is set to low.
There are two modes of parallel operation: direct parallel and
latched parallel.
Direct Parallel Mode
To enable direct parallel mode, the LE pin must be kept high.
The attenuation state is changed by the control voltage inputs
(D0 to D5) directly. This mode is ideal for manual control of the
attenuator.
Latched Parallel Mode
To enable latched parallel mode, the LE pin must be kept low
when changing the control voltage inputs (D0 to D5) to set the
attenuation state. When the desired state is set, LE must be
toggled high to transfer the 6-bit data to the bypass switches of
the attenuator array, and then toggled low to latch the change
into the device until the next desired attenuation change (see
Figure 36 in conjunction with Table 2).
Figure 36. Latched Parallel Mode Timing Diagram
D5 TO D0
PS
LE
tPS
tPH
tLEW
X
X
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com