| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
WM8802SCFV Datasheet(PDF) 19 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8802SCFV Datasheet(HTML) 19 Page - Wolfson Microelectronics plc |
|
19 / 65 page ![]() Product Preview WM8802 w PP Rev 1.1 April 2004 19 Master Clock Generator SBCK (O) SLRCK (O) XMCK (O) XTAL Source PLL Source RMCK (O) 512fs / 256fs 256fs / 128fs 128fs / 64fs MUTE 2fs fs fs/2 MUTE RBCK (I/O) RLRCK (I/O) to internal circuits PLL 64fs PLL fs [RCKSEL] ([SELMTD]=1) Master / Slave 128fs 64fs 32fs MUTE 12.288MHz / 24.576MHz 6.144MHz / 12.288MHz MUTE Lock / Unlock [PRSEL] [XRSEL] [PSBCK] [PSLRCK] [XSLRCK] [XMSEL] [SELMTD] 12.288MHz / 24.576MHz 6.144MHz / 12.288MHz 3.072MHz / 6.144MHz MUTE [XRBCK] [XRLRCK] 12.288MHz 6.144MHz 3.072MHz MUTE [XSBCK] 192kHz 96kHz 48kHz MUTE PLL XIN PLL XIN PLL XIN PLL XIN PLL XIN XIN 192kHz 96kHz 48kHz MUTE 12.288MHz 6.144MHz 3.072MHz MUTE 12.288MHz or 24.576MHz 256fs or 512fs TMCK Source 256fs [OCKSEL] ([SELMTD]=0) Figure 7 Clock Output Block Diagram |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |