USB7002 datasheet(21/56 Pages) MICROCHIP

21 / 56 page

 2018-2019 Microchip Technology Inc.

DS00002670C-page 21

USB7002

3.4

Physical and Logical Port Mapping

The USB70xx family of devices are based upon a common architecture, but all have different modifications and/or pin

bond outs to achieve the various device configurations. The base chip is composed of a total of 6 USB3 PHYs and 7

USB2 PHYs. These PHYs are physically arranged on the chip in a certain way, which is referred to as the PHYSICAL

port mapping.

The actual port numbering is remapped by default in different ways on each device in the family. This changes the way

that the ports are numbered from the USB host’s perspective. This is referred to as LOGICAL mapping.

The various configuration options available for these devices may, at times, be with respect to PHYSICAL mapping or

LOGICAL mapping. Each individual configuration option which has a PHYSICAL or LOGICAL dependency is declared

as such within the register description.

The PHYSICAL vs. LOGICAL mapping is described for all port related pins in Table 3-7. A system design in schematics

and layout is generally performed using the pinout in Section 3.1, Pin Assignments, which is assigned by the default

LOGICAL mapping. Hence, it may be necessary to cross reference the PHYSICAL vs. LOGICAL look up tables when

determining the hub configuration.

PRT_CTL1

I/O12

(PU)

Port 1 power enable / overcurrent sense

When the downstream port is enabled, this pin is set as an input with an

internal pull-up resistor applied. The internal pull-up enables power to the

downstream port while the pin monitors for an active low overcurrent signal

assertion from an external current monitor on USB port 1.

This pin will change to an output and be driven low when the port is dis-

abled by configuration or by the host control.

Note:

This signal controls both the USB 2.0 and USB 3.1 portions of

the port.

GPIOx

I/O12

General Purpose Inputs/Outputs

(x = 70-71, 76, 78, 82-83, 90-95)

Note:

The MPLAB Connect tool makes configuration simple; the settings can be selected by the user with respect

to the LOGICAL port numbering. The tool handles the necessary linking to the PHYSICAL port settings.

Refer to Section 6.0, Device Configuration for additional information.

TABLE 3-6:

PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED)

Function

Buffer

Type

Description

USB7002 Datasheet(PDF) 21 Page - Microchip Technology

USB7002 Datasheet(HTML) 21 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Descarga

Enlace URL