Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

LIS25BA Datasheet(PDF) 18 Page - STMicroelectronics

No. de pieza LIS25BA
Descripción Electrónicos  MEMS digital output motion sensor: low-noise, high-bandwidth 3-axis accelerometer with TDM interface
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LIS25BA Datasheet(HTML) 18 Page - STMicroelectronics

Back Button LIS25BA Datasheet HTML 14Page - STMicroelectronics LIS25BA Datasheet HTML 15Page - STMicroelectronics LIS25BA Datasheet HTML 16Page - STMicroelectronics LIS25BA Datasheet HTML 17Page - STMicroelectronics LIS25BA Datasheet HTML 18Page - STMicroelectronics LIS25BA Datasheet HTML 19Page - STMicroelectronics LIS25BA Datasheet HTML 20Page - STMicroelectronics LIS25BA Datasheet HTML 21Page - STMicroelectronics LIS25BA Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 32 page
background image
TDM interface specifications
LIS25BA
18/32
DocID031510 Rev 4
4.5
TDM configurations
In the following subsections all the LIS25BA TDM configurations programmable through the
I²C interface will be detailed.
4.5.1
Configuration 1
No delay: SLOT0 data MSB is sampled on the first rising edge of BCLK after rising
edge of WCLK (delayed I²C register TDM_CTRL_REG (2Eh) bit 6 equal to zero)
Data valid: data valid on the rising edge of BCLK (data_valid I²C register
TDM_CTRL_REG (2Eh) bit 5 equal to zero)
Figure 9. WCLK, SDOUT change on the falling edge of BCLK and are valid on the
rising edge of BCLK, no delay
Note:
Setup and hold times are defined in Table 6: TDM interface characteristics.
4.5.2
Configuration 2
No delay: SLOT0 data MSB is sampled on the first falling edge of BCLK after rising
edge of WCLK (delayed I²C register TDM_CTRL_REG (2Eh) bit 6 equal to zero)
Data valid: data valid on the falling edge of BCLK (data_valid I²C register
TDM_CTRL_REG (2Eh) bit 5 equal to one)
Figure 10. WCLK, SDOUT change on the rising edge of BCLK and are valid on the
falling edge of BCLK, no delay
Note:
Setup and hold times are defined in Table 6: TDM interface characteristics.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com