TLE8082ES datasheet(21/61 Pages) INFINEON

21 / 61 page

4.2

Reset

The TLE8082ES implements following resets:

•

Power on reset

•

Operation reset:

external reset (NRIO)

V5VI undervoltage reset

watchdog reset

4.2.1

Power On reset

After an internal and external V5VI supply ramp up, a power on reset (POR) is performed. The pin NRIO is kept

low for Power On reset time.

The status of the device after a POR is described in Chapter 4.1.4.

4.2.2

External reset (NRIO)

The pin NRIO is an input/output pin. The output consists of an open drain pull down transistor. The pull down

transistor is supplied by the pin V5VI.

An external reset (NRIO externally pulled to low) can only be detected if the pin is internally not pulled low e.g.

in error state (see Operation states).

An input filter for the low level detection at the pin NRIO is implemented to suppress disturbances. The filter

time is NRIO input filter time. If an external reset is detected, the bit NRIORES in register DIAG0 is set. The bit is

cleared after an SPI readout.

4.2.3

V5VI undervoltage reset

If an undervoltage according to V5VI Undervoltage monitoring (see Chapter 5.2) is detected, the pin NRIO

is switched to low. After recovery, the pin NRIO is kept low for Operation reset time.

The device status is changed according to the definition in Operation states (see Chapter 4.1).

4.2.4

Watchdog reset function

The watchdog reset is generated by the watchdog (see Chapter 6) and bit WDRES in register DIAG0 is set. After

readout of DIAG0 the bit WDRES is reset. The pin NRIO is kept low for Operation reset time.

The status of the device is changed according to the Operation states (see Chapter 4.1).

4.3

Key detection

The TLE8082ES implements a voltage detection function at the pin KEY.

An "ON" is detected with a voltage at pin KEY higher than Key On detection threshold for a time longer than

Key detection filter time. The TLE8082ES starts working according to the description in Operation states (see

Chapter 4.1).

An "OFF" is detected with a voltage at pin KEY lower than Key On detection threshold for a time longer than

Key detection filter time. The TLE8082ES reacts according to the Operation states (see Chapter 4.1).

For noise suppression, a Key On detection hysteresis is implemented. The key on detection status is indicated

by the bit KEY in register DIAG0.

TLE8082ES

Small engine management IC

Operation behavior

Datasheet

Rev. 1.0

2021-03-23

TLE8082ES Datasheet(PDF) 21 Page - Infineon Technologies AG

TLE8082ES Datasheet(HTML) 21 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Descarga

Enlace URL