NT256D64S88A0G
256MB : 32M x 64
PC2100 / PC1600 Unbuffered DIMM
Preliminary 08 / 2001
9
© NANYA TECHNOLOGY CORP.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
AC Characteristics
(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating
Conditions, Operating, Standby, and Refresh Currents, and Electrical Characteristics and AC Timing.)
1. All voltages referenced to V SS .
2. Tests for AC timing, IDD , and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but
the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
4. AC timing and I DD tests may use a VIL to VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF
(or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use
conditions. The minimum slew rate for the input signals is 1V/ns in the range between VIL(AC) and VIH(AC) unless otherwise specified.
5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the
signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW
(HIGH) level.
AC Output Load Circuits
Timing Reference Point
VTT
50 ohms
30 pF
Output
VOUT
AC Operating Conditions
( TA = 0 °C ~ 70 °C ; VDDQ = 2.5V ± 0.2V; VDD = 2.5V ± 0.2V, See AC Characteristics)
Symbol
Parameter/Condition
Min
Max
Unit
Notes
VIH(AC)
Input High (Logic 1) Voltage.
V REF + 0.31
V
1, 2
VIL(AC)
Input Low (Logic 0) Voltage.
V REF ?
- 0.31
V
1, 2
VID(AC)
Input Differential Voltage, CK and CK Inputs
0.62
V DDQ + 0.6
V
1, 2, 3
VIX(AC)
Input Differential Pair Cross Point Voltage, CK and CK Inputs
(0.5*VDDQ ) - 0.2
(0.5*VDDQ ) +?0.2
V
1, 2, 4
1. Input slew rate = 1V/ ns
.
2. Inputs are not recognized as valid until V REF stabilizes.
3. V ID is the magnitude of the difference between the input level on CK and the input level on CK.
4. The value of V IX is expected to equal 0.5*V DDQ of the transmitting device and must track variations in the DC level of the same.
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
