SST26VF040A-80ISLASHSNVAO datasheet(16/73 Pages) MICROCHIP

No. de pieza	SST26VF040A-80I/SNVAO

Descripción Electrónicos	2.5V/3.0V 4-Mbit Serial Quad I/O??(SQI?? Flash Memory

PDF	73 Pages

Scroll/Zoom	100%

Fabricante Electrónico	MICROCHIP [Microchip Technology]

Página de inicio	http://www.microchip.com

Logo

16 / 73 page

 2020-2021 Microchip Technology Inc.

DS20006292B-page 16

SST26VF040A

FIGURE 5-1:

RESET SEQUENCE

5.3

Read (40 MHz)

The READ instruction, 03H, is supported in SPI bus

protocol only with clock frequencies up to 40 MHz.

This command is not supported in SQI bus protocol.

The device outputs the data starting from the specified

address location, then continuously streams the data

output through all addresses until terminated by a

low-to-high transition on CE#. The internal Address

Pointer will automatically increment until the highest

memory address is reached. Once the highest memory

address is reached, the Address Pointer will

automatically return to the beginning (wrap-around) of

the address space.

Initiate the READ instruction by executing an 8-bit

command, 03H, followed by address bits A[23:0].

CE# must remain active-low for the duration of the

Read cycle. See Figure 5-2 for the Read sequence.

FIGURE 5-2:

READ SEQUENCE (SPI)

Note: C[1:0] = 66H; C[3:2] = 99H

MODE 3

CLK

SIO[3:0]

CE#

MODE 3

C3 C2

MODE 0

MODE 3

MODE 0

TCPH

CE#

SCK

ADD.

0 1 234 5 6 78

ADD.

High-Impedance

15 16

23 24

31 32

39 40

47 48

55 56

63 64

N+2

N+3

N+4

N+1

DOUT

MSB

MODE 0

MODE 3

DOUT

SST26VF040A-80I/SNVAO Datasheet(PDF) 16 Page - Microchip Technology

SST26VF040A-80I/SNVAO Datasheet(HTML) 16 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datasheet Descarga

Enlace URL