ADP2442ACPZ-R7 datasheet(16/36 Pages) AD

16 / 36 page

ADP2442

Data Sheet

Rev. B | Page 16 of 36

THEORY OF OPERATION

The ADP2442 is a fixed frequency, current mode control, step-

down, synchronous switching regulator that is capable of driving

1 A loads. The device operates with a wide input voltage range

from 4.5 V to 36 V, and its output is adjustable from 0.6 V to

0.9 V × VIN. The integrated high-side N-channel power MOSFET

and the low-side N-channel power MOSFET yield high efficiency

at medium to heavy loads. Pulse skip mode is available to improve

efficiency at light loads.

The ADP2442 includes programmable features, such as output

voltage, switching frequency, and power good. These features

are programmed externally via tiny resistors and capacitors. The

ADP2442 also includes protection features, such as UVLO with

hysteresis, output short-circuit protection, and thermal shutdown.

CONTROL ARCHITECURE

The ADP2442 is based on an emulated peak current mode control

architecture. The ADP2442 can operate in both fixed frequency

and pulse skip modes.

Fixed Frequency Mode

A basic block diagram of the control architecture is shown in

Figure 52. The ADP2442 can be configured in fixed frequency

mode. The output voltage, VOUT, is sensed on the feedback pin, FB.

An error amplifier integrates the error between the feedback

voltage (VFB) and the reference voltage (VREF = 0.6 V) to generate

an error voltage at the COMP pin.

A current sense amplifier senses the valley inductor current (IL)

during the off period when the low-side power MOSFET is on

and the high-side power MOSFET is off. An internal oscillator

initiates a pulse-width modulation (PWM) pulse to turn off the

low-side power MOSFET and turn on the high-side power

MOSFET at a fixed switching frequency.

When the high-side N-channel power MOSFET is enabled, the

valley inductor current information is added to an emulated

ramp signal and the PWM comparator compares this value to

the error voltage on the COMP pin. The output of the PWM

comparator modulates the duty cycle by adjusting the trailing

edge of the PWM pulse that turns off the high-side power

MOSFET and turns on the low-side power MOSFET.

Slope compensation is programmed internally into the emulated

ramp signal and is automatically selected, depending on the

input voltage, output voltage, and switching frequency. This

prevents subharmonic oscillations for near or greater than 50%

duty cycle operation. The one restriction of this feature is that

the inductor ripple current must be set between 0.2 A and 0.5 A

to provide sufficient current information to the loop.

Figure 52. Control Architecture Block Diagram

Pulse Skip Mode

The ADP2442 pulse skip mode is enabled by connecting the

SYNC/MODE pin to AGND. In this mode, the pulse skip circuitry

turns on during light loads, switching only as necessary to keep the

output voltage within regulation. This mode allows the regulator to

maintain high efficiency during operation with light loads by

reducing switching losses. The pulse skip circuitry includes a

comparator, which compares the COMP voltage to a fixed pulse

skip threshold.

Figure 53. Pulse Skip Comparator

With light loads, the output voltage discharges at a very slow rate

(load dependent). When the output voltage is within regulation,

the device enters sleep mode and draws a very small quiescent

current. As the output voltage drops below the regulation voltage,

the COMP voltage rises above the pulse skip threshold. The

device wakes up and begins switching until the output voltage

is within regulation.

As the load increases, the settling value of the COMP voltage

increases. At a particular load, COMP settles above the pulse

skip threshold, and the device enters the fixed frequency mode.

Therefore, the load current at which COMP exceeds the pulse

skip threshold is defined as the pulse skip current threshold; the

value varies with the duty cycle and the inductor ripple current.

The measured value of pulse skip threshold over VIN is shown in

Figure 19, Figure 20, and Figure 21.

COMPARATOR

REF

DRIVER

CLOCK

COMP

VRAMP

VFB

VOUT

VIN

PWM

RSWL × IL

SENSE_

OUT

RAMP

EMULATION

BLOCK

GCS

COMP

CONTROL

LOGIC

ADP2442

PULSE SKIP

THRESHOLD

ADP2442ACPZ-R7 Datasheet(PDF) 16 Page - Analog Devices

ADP2442ACPZ-R7 Datasheet(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Descarga

Enlace URL