| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STM32U545NET3QTR Datasheet(PDF) 37 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U545NET3QTR Datasheet(HTML) 37 Page - STMicroelectronics |
|
37 / 283 page ![]() DS14216 Rev 1 37/283 STM32U545xx Functional overview 88 Stop 2 LPR No OFF ON(5) LSE LSI BOR, PVD, PVM, RTC, TAMP, IWDG, TEMP, VREFBUF, ADC4, DAC1 (2 channels), COMP1, OPAMP1, LPUART1, SPI3, I2C3, LPTIMx (x = 1, 3, 4), ADF1, LPGPIO, LPDMA1 All other peripherals are frozen. Reset pin, all I/Os, BOR, PVD, PVM, RTC, TAMP, IWDG, TEMP, ADC4, COMP1, LPUART1, SPI3, I2C3, LPTIMx (x = 1,3,4), ADF1, LPDMA1 Stop 3 LPR No OFF ON(5) LSE LSI BOR, RTC, TAMP, IWDG, DAC1 (2 static channels), OPAMP1 All other peripherals are frozen. I/O configuration can be floating, pull-up or pull-down. Reset pin, 24 I/Os (WKUPx), BOR, RTC, TAMP, IWDG Standby LPR OFF LSE LSI BOR, RTC, TAMP, IWDG All other peripherals are powered off. I/O configuration can be floating, pull-up or pull-down. Reset pin, 24 I/Os (WKUPx), BOR, RTC, TAMP, IWDG OFF Shutdown OFF OFF LSE RTC, TAMP All other peripherals are powered off. I/O configuration can be floating, pull-up or pull-down(15). Reset pin, 24 I/Os (WKUPx), RTC, TAMP Table 9. STM32U545xx mode overview (continued) Mode Regulator(1) CPU Flash SRAM Clocks DMA and peripherals(2) Wake-up source |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |