Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

STGAP2HDMTR Datasheet(PDF) 2 Page - STMicroelectronics

No. de pieza STGAP2HDMTR
Descripción Electrónicos  Galvanically isolated 4 A dual gate driver
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STGAP2HDMTR Datasheet(HTML) 2 Page - STMicroelectronics

  STGAP2HDMTR Datasheet HTML 1Page - STMicroelectronics STGAP2HDMTR Datasheet HTML 2Page - STMicroelectronics STGAP2HDMTR Datasheet HTML 3Page - STMicroelectronics STGAP2HDMTR Datasheet HTML 4Page - STMicroelectronics STGAP2HDMTR Datasheet HTML 5Page - STMicroelectronics STGAP2HDMTR Datasheet HTML 6Page - STMicroelectronics STGAP2HDMTR Datasheet HTML 7Page - STMicroelectronics STGAP2HDMTR Datasheet HTML 8Page - STMicroelectronics STGAP2HDMTR Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 24 page
background image
Description
The STGAP2HD is a dual gate driver which provides galvanic isolation between
each gate driving channel and the low voltage control and interface circuitry. The
gate driver is characterized by 4 A current capability and rail-to-rail outputs, making
it suitable for mid and high power applications such as power conversion and
industrial motor driver inverters. The separated output pins allow to independently
optimize turn-on and turn-off by using dedicated gate resistors, while the Miller
CLAMP function allows avoiding gate spikes during fast commutations in half-bridge
topologies. The device integrates protection functions: dedicated SD and BRAKE
pins are available, UVLO and thermal shutdown are included to easily design high
reliability systems. In half-bridge topologies the interlocking function prevents outputs
from being high at the same time, avoiding shoot-through conditions in case of wrong
logic input commands. The interlocking function can be disabled by a dedicated
configuration pin, so to allow independent and parallel operation of the two channels.
The input to output propagation delay results are contained within 75 ns, providing
high PWM control accuracy. A standby mode is available in order to reduce idle
power consumption.
STGAP2HD
DS13652 - Rev 2
page 2/24



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com