APR9SLASHD datasheet(32/101 Pages) NXP

32 / 101 page

2-14

DSP56001A/D, Rev. 1

MOTOROLA

DSP56001A

Host I/O (HI) Timing

HOST I/O (HI) TIMING

VCC = 5.0 V ± 10% for 27 MHz; 5.0 V ± 5% for 33 MHz;

TJ =-40 to 105 ˚C; CL = 50 pF + 1 TTL loads

Note:

Active low lines should be pulled up in a manner consistent with the AC and

DC specifications.

Table 2-9

Host I/O Timing (27/33 MHz)

Num

Characteristics

27 MHz

33 MHz

Unit

Min

Max

Min

Max

30 Host Synchronization Delay

(see Note 1)

TC + TL

31 HEN/HACK Assertion Width

(See Note 2)

•

CVR, ICR, ISR, RXL

Read

•

IVR, RXH/M Read

•

Write

TC + 46

—

TC + 37

—

32 HEN/HACK Deassertion

Width (See Note 2)

•

Between Two TXL

Writes (See Note 3)

•

Between Two CVR,

ICR, ISR, RXL Reads

(See Note 4)

× T

C + 46

× T

C + 46

—

× T

C + 37

× T

C + 37

—

33 Host Data Input Setup Time

Before HEN/HACK

Deassertion

4—4—

34 Host Data Input Hold Time

After HEN/HACK Deassertion

4—4—

35 HEN/HACK Assertion to

Output Data Active from High

Impedance

0—0—

36 HEN/HACK Assertion to

Output Data Valid

—39—31

37 HEN/HACK Deassertion to

Output Data High Impedance

(See Note 6)

—27—22

38 Output Data Hold Time After

HEN/HACK Deassertion (See

Note 7)

4—4—

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

APR9/D Datasheet(PDF) 32 Page - NXP Semiconductors

APR9/D Datasheet(HTML) 32 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL