Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

ADM1176-1ARMZ-R7 Datasheet(PDF) 15 Page - Analog Devices

No. de pieza ADM1176-1ARMZ-R7
Descripción Electrónicos  Hot Swap Controller and I2C짰 Power Monitor with Convert Pin
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

ADM1176-1ARMZ-R7 Datasheet(HTML) 15 Page - Analog Devices

Back Button ADM1176-1ARMZ-R7 Datasheet HTML 11Page - Analog Devices ADM1176-1ARMZ-R7 Datasheet HTML 12Page - Analog Devices ADM1176-1ARMZ-R7 Datasheet HTML 13Page - Analog Devices ADM1176-1ARMZ-R7 Datasheet HTML 14Page - Analog Devices ADM1176-1ARMZ-R7 Datasheet HTML 15Page - Analog Devices ADM1176-1ARMZ-R7 Datasheet HTML 16Page - Analog Devices ADM1176-1ARMZ-R7 Datasheet HTML 17Page - Analog Devices ADM1176-1ARMZ-R7 Datasheet HTML 18Page - Analog Devices ADM1176-1ARMZ-R7 Datasheet HTML 19Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 24 page
background image
ADM1176
Rev. 0 | Page 15 of 24
When the initial timing cycle terminates, the device is ready to
start a hot swap operation (assuming ON pin is asserted). In the
example shown in Figure 30, the ON pin is asserted at the same
time that VCC is applied, so the hot swap operation starts
immediately after Time Point (4). At this point, the FET gate is
charged up with a 12 μA current source.
At Time Point (5), the threshold voltage of the FET is reached,
and the load current begins to flow. The FET is controlled to
keep the sense voltage at 100 mV (this corresponds to a
maximum load current level defined by the value of RSENSE).
At Time Point (6), VGATE and VOUT have reached their full
potential, and the load current has settled to its nominal level.
Figure 31 illustrates the situation where the ON pin is asserted
after VCC is applied.
VVCC
(1)
INITIAL TIMING
CYCLE
(2)
(3) (4) (5)
(6)
VON
VTIMER
VGATE
VSENSE
VOUT
Figure 30. Startup (ON Asserts as Power Is Applied)
INITIAL TIMING
CYCLE
VVCC
VON
VTIMER
VGATE
VSENSE
VOUT
(1)
(2)
(3) (4)
(5)(6)
(7)
Figure 31. Startup (ON Asserts After Power Is Applied)
HOT SWAP RETRY ON THE ADM1176-1
With the ADM1176-1, the device turns off the FET after an
overcurrent fault and then uses the TIMER pin to time a delay
before automatically retrying to hot swap.
As with all ADM1176 devices, on overcurrent fault is timed by
charging the TIMER cap with a 60 μA pull-up current. When
the TIMER pin reaches 1.3 V, the fault current limit time has
been reached, and the GATE pin is pulled down. On the
ADM1176-1, the TIMER pin is then pulled down with a 2 μA
current sink. When the TIMER pin reaches 0.2 V, it automati-
cally restarts the hot swap operation.
The cool-down period is related to CTIMER by Equation 8.
tCOOL ≈ 550 × CTIMER ms/μF
(8)
Thus, the retry duty cycle is given by Equation 9.
tFAULT/(tCOOL + tFAULT ) × 100% = 3.8%
(9)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com