Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

UPC667CT Datasheet(PDF) 9 Page - Renesas Technology Corp

No. de pieza UPC667CT
Descripción Electrónicos  BIPOLAR ANALOG INTEGRATED CIRCUIT
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  RENESAS [Renesas Technology Corp]
Página de inicio  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPC667CT Datasheet(HTML) 9 Page - Renesas Technology Corp

Back Button UPC667CT Datasheet HTML 5Page - Renesas Technology Corp UPC667CT Datasheet HTML 6Page - Renesas Technology Corp UPC667CT Datasheet HTML 7Page - Renesas Technology Corp UPC667CT Datasheet HTML 8Page - Renesas Technology Corp UPC667CT Datasheet HTML 9Page - Renesas Technology Corp UPC667CT Datasheet HTML 10Page - Renesas Technology Corp UPC667CT Datasheet HTML 11Page - Renesas Technology Corp UPC667CT Datasheet HTML 12Page - Renesas Technology Corp UPC667CT Datasheet HTML 13Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 14 page
background image
µPC667
7
DC Characteristics and AC Characteristics (TA = –10 to +70 ˚C, DVCC = AVCC = +5
±0.25 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Resolution
RSL
10
Bit
Integral linearity error
ILE
TA = 0 to 60 ˚C, VREF = 4.0 V
–1.0
+1.0
LSB
Differential linearity error
DLE
TA = 0 to 60 ˚C, VREF = 4.0 V
–1.0
+1.0
LSB
Supply current
ICC
50
71
mA
Set-up time
ts
37
ns
Hold time
th
1.5
7
ns
Settling time
tSET
TA = 25 ˚C, RL = 375
Ω, VREF = 4.0 V
13
ns
Output delay time
td
VREF = 4.0 V
9
13
ns
Full-scale voltage output
Vofs
VREF = 4.0 V, RL > 100 k
4.95
5.0
V
Zero-scale voltage output
Vozs
VREF = 4.0 V, RL > 100 k
3.95
4
4.05
V
Output resistance
Zout
VREF = 4.0 V
70
85
100
Internal reference voltage output voltage
VROUT
AVCC = 5.0 V
3.8
4.0
4.2
V
Cautions 1.
As for the phase compensation capacitance, capacitor of 1
µF should be connected between
the phase compensation capacitance pin (COMP) and the power supply pin for analog circuit
(AVCC).
2.
The internal reference voltage output pin (VROUT) and the reference voltage input pin (VREF)
should be shorted.
3.
The power supply and GND lines for analog circuit (AVCC and AGND) and those for digital
circuit (DVCC and DGND) should be located as separately as possible.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com