Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

GL711FW Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

No. de pieza GL711FW
Descripción Electrónicos  ATA/ATAPI to 1394 Native Bridge Two in One Solution
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ETC2 [List of Unclassifed Manufacturers]
Página de inicio  
Logo ETC2 - List of Unclassifed Manufacturers

GL711FW Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button GL711FW Datasheet HTML 3Page - List of Unclassifed Manufacturers GL711FW Datasheet HTML 4Page - List of Unclassifed Manufacturers GL711FW Datasheet HTML 5Page - List of Unclassifed Manufacturers GL711FW Datasheet HTML 6Page - List of Unclassifed Manufacturers GL711FW Datasheet HTML 7Page - List of Unclassifed Manufacturers GL711FW Datasheet HTML 8Page - List of Unclassifed Manufacturers GL711FW Datasheet HTML 9Page - List of Unclassifed Manufacturers GL711FW Datasheet HTML 10Page - List of Unclassifed Manufacturers GL711FW Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 17 page
background image
GL711FW
-6-
Revision: 1.3
09/12/2001
Management ORB agent pointer (2 quadlets), Command ORB agent pointer (2 quadlets),
Management ORB (8 quadlets), Command ORB (8 quadlets), Page Table pointer (2
quadlets), general Rx data payload (8 quadlets), and general data moved from or to initiator
(1K quadlets).
7. SBP-2 Registers: the registers for received data payload of SBP-2 associated packet
including Management
ORB agent pointer (2 quadlets), Command ORB agent pointer
(2 quadlets), Management ORB (8 quadlets), Command ORB (8 quadlets) and Page Table
pointer (2 quadlets).
8. Tx/Rx Data FIFO: 4 Kbytes of ping-pong buffer for data moved between the initiator and
target.
9. IDE Ultra DMA Engine: control the interface to IDE device and automatically access
data with IDE DMA or IDE UDMA mode.
10. I/O Control Registers: a register space to store information about status, packet and chip,
accessible by system ASIC and
µP.
11. IDE Interface: an interface for accessing IDE device internal registers.
12. 8051 Micro-controller: an embedded processor for SBP2-2 to ATA/ATAPI command
transaction.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com