| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ES9027SPRO Datasheet(PDF) 41 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9027SPRO Datasheet(HTML) 41 Page - ESS Technology,Inc |
|
41 / 89 page ![]() ES9027PRO Datasheet VERSION 0.4.1 41 ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 • WWW.ESSTECH.COM Register 4: CLOCK CONFIG Bits [7:0] Default 8'd7 Bits Mnemonic Description [7:0] MASTER_BCK_DIV Master mode clock divider. Whole number divide value + 1 for CLK_Master (SYS_CLK/divide_value). Register 5: CLK GEAR SELECT Bits [7:6] [5:4] [3] [2] [1:0] Default 2'b00 2'd0 1'b0 1'b0 2'b00 Bits Mnemonic Description [7:6] RESERVED NA [5:4] SEL_CLK_GEAR Clock Gearing • 2'd0: SYS_CLK/1 • 2'd1: SYS_CLK/2 • 2'd2: SYS_CLK/4 • 2'd3: SYS_CLK/8 [3] RESERVED NA [2] AUTO_CLK_GEAR • 1'b0: Disable automatic clock gearing. SYS_CLK = SEL_CLK_GEAR • 1'b1: Enable automatic clock gearing. SYS_CLK will increase up to SEL_CLK_GEAR [1:0] RESERVED NA Register 9-7: RESERVED |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |