Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

AT89C51CC03U-RDTIM Datasheet(PDF) 42 Page - ATMEL Corporation

No. de pieza AT89C51CC03U-RDTIM
Descripción Electrónicos  Enhanced 8-bit MCU with CAN Controller and Flash Memory
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ATMEL [ATMEL Corporation]
Página de inicio  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51CC03U-RDTIM Datasheet(HTML) 42 Page - ATMEL Corporation

Back Button AT89C51CC03U-RDTIM Datasheet HTML 38Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 39Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 40Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 41Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 42Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 43Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 44Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 45Page - ATMEL Corporation AT89C51CC03U-RDTIM Datasheet HTML 46Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 197 page
background image
42
AT89C51CC03
4182K–CAN–05/06
External Code Memory Access
Memory Interface
The external memory interface comprises the external bus (port 0 and port 2) as well as
the bus control signals (PSEN#, and ALE).
Figure 21 shows the structure of the external address bus. P0 carries address A7:0
while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 21
describes the external memory interface signals.
Figure 21. External Code Memory Interface Structure
External Bus Cycles
This section describes the bus cycles the AT89C51CC03 executes to fetch code (see
Figure 22) in the external program/code memory.
External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator
clock period in standard mode or 6 oscillator clock periods in X2 mode. For further infor-
mation on X2 mode see section “Clock “.
For simplicity, the accompanying figure depicts the bus cycle waveforms in idealized
form and do not provide precise timing information.
For bus cycling parameters refer to the ‘AC-DC parameters’ section.
Table 12. External Code Memory Interface Signals
Signal
Name
Type
Description
Alternate
Function
A15:8
O
Address Lines
Upper address lines for the external bus.
P2.7:0
AD7:0
I/O
Address/Data Lines
Multiplexed lower address lines and data for the external memory.
P0.7:0
ALE
O
Address Latch Enable
ALE signals indicates that valid address information are available on lines
AD7:0.
-
PSEN#
O
Program Store Enable Output
This signal is active low during external code fetch or external code read
(MOVC instruction).
-
Flash
EPROM
AT89C51CC0
P2
P0
AD7:0
A15:8
A7:0
A15:8
D7:0
A7:0
ALE
Latch
OE
PSEN#



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com