1

Overview

BL602/BL604 is Wi-Fi + BLE combo chipset for ultra-low-cost and low-power application. Wireless subsystem con-

tains 2.4G radio, Wi-Fi 802.11b/g/n and BLE 5.0 baseband/MAC designs. Microcontroller subsystem contains a low-

power 32-bit RISC CPU, high-speed cache and memories. Power Management Unit controls low-power modes. More-

over, variety of security features are supported.

Peripheral interfaces include SDIO, SPI, UART, I2C, IR remote, PWM, ADC, DAC, PIR, and GPIOs.

AP

Host

PMU

Clock

System PLL

RC Clock

XTAL

DMA

Crypto Engine

SDIO

UART

XIP Flash

SPI

I2C

PWM

IR remote

ADC

PIR

eFuse

TSEN

EINT

DAC

GPIO

Nor

Flash

32-bit RISC CPU

Cache / RAM / ROM

RF

WiFi

BLE

Figure 1.1: Functional Block Diagram

BL602/604 Datasheet

6/ 30

@2020 Bouffalo Lab