4LS10K-5CIA datasheet(71/115 Pages) OSRAM

71 / 115 page

Document Feedback

4LS

Datasheet

• PUBLIC

DS000542

• v3-01 • 2022-Nov-17

114

│ 70

Address: 0x0E

Default Value: 0x30

Access: Read/Write

Bit

Bit Name

Default

Bit Description

4:4

NAND Tree Mode

Internal Debug Purposes

When

set to ‘0’ places the NAND tree active

to perform the test.

To disable the NAND tree test mode this bit

should be

‘1’.

3:3

SRAM Mode

Internal Debug Purposes

When

set to ‘1’ defines the SRAM memory

test mode.

It uses the content of register 0x17 and 0x18.

2:2

Training Mode

When

set to ‘1’ defines the training test data

mode to be sent by the output LVDS data. It

uses the content of register 0x12 and 0x16.

When set to ‘0’ the Data is received from the

Pixels.

1:1

Counter Test Mode

Internal Debug Purposes

When

set to ‘1’ defines the test mode for

counter block.

0:0

ADC Test Mode

Internal Debug Purposes

When

set to ‘1’ defines the test mode for the

ADC block.

9.1.16

Training Sequence 1 Line 1 Register (Address 0x0F)

Figure 114:

TSQ1L1Reg

Address: 0x0F

Default Value: 0xFF

Access: Read/Write

Bit

Bit Name

Default

Bit Description

7:0

Training

sequence 1

11111111b

Defines the 8 MSBs for word A training

sequence sent over the LVDS driver of Line

1 for FPGA synchronization purposes.

4LS10K-5CIA Datasheet(PDF) 71 Page - OSRAM GmbH

4LS10K-5CIA Datasheet(HTML) 71 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL