 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
DSP56362P Datasheet(PDF) 70 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56362P Datasheet(HTML) 70 Page - Freescale Semiconductor, Inc |
|
|
70 / 152 page  External Memory Expansion Port (Port A) DSP56362 Technical Data, Rev. 4 3-44 Freescale Semiconductor Figure 3-24 Bus Release Timings Case 2 (BRT Bit in OMR Set) Table 3-19 Asynchronous Bus Arbitration timing No. Characteristics Expression 100 MHz Unit Min Max 250 BB assertion window from BG input negation. 2 .5* Tc + 5 — 20 ns 251 Delay from BB assertion to BG assertion 2 * Tc + 5 20 — ns Notes: 1. Bit 13 in the OMR register must be set to enter Asynchronous Arbitration mode 2. At 100 MHz it is recommended to use Asynchronous Arbitration mode. 3. If Asynchronous Arbitration mode is active, none of the timings in Table 3-19 is required. 4. In order to guarantee timings 250, and 251, it is recommended to assert BG inputs to different 56300 devices (on the same bus) in a non overlap manner as shown in Figure 3-25. A0–A17 BB AA0–AA3 CLKOUT BR BG RD, WR 223 218 219 214 212 213 221 224 AA0483 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
