Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

PXAS30 Datasheet(PDF) 46 Page - NXP Semiconductors

No. de pieza PXAS30
Descripción Electrónicos  XA 16-bit microcontroller 32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage 2.7 V.5.5 V, I2C, 2 UARTs, 16 MB address range
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  PHILIPS [NXP Semiconductors]
Página de inicio  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PXAS30 Datasheet(HTML) 46 Page - NXP Semiconductors

Back Button PXAS30 Datasheet HTML 42Page - NXP Semiconductors PXAS30 Datasheet HTML 43Page - NXP Semiconductors PXAS30 Datasheet HTML 44Page - NXP Semiconductors PXAS30 Datasheet HTML 45Page - NXP Semiconductors PXAS30 Datasheet HTML 46Page - NXP Semiconductors PXAS30 Datasheet HTML 47Page - NXP Semiconductors PXAS30 Datasheet HTML 48Page - NXP Semiconductors PXAS30 Datasheet HTML 49Page - NXP Semiconductors PXAS30 Datasheet HTML 50Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 52 page
background image
Philips Semiconductors
Preliminary specification
XA-S3
XA 16-bit microcontroller
32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage (2.7 V–5.5 V),
I2C, 2 UARTs, 16 MB address range
2000 Dec 01
46
VDD–0.5
0.45V
0.7VDD
0.2VDD–0.1
tCHCL
tC
tCLCH
tCLCX
tCHCX
SU00842
Figure 32. External Clock Drive
VDD–0.5
0.45V
0.2VDD+0.9
0.2VDD–0.1
NOTE:
AC inputs during testing are driven at VDD –0.5 for a logic ‘1’ and 0.45V for a logic ‘0’.
Timing measurements are made at the 50% point of transitions.
SU00703A
Figure 33. AC Testing Input/Output
VLOAD
VLOAD+0.1V
VLOAD–0.1V
VOH–0.1V
VOL+0.1V
NOTE:
TIMING
REFERENCE
POINTS
For timing purposes, a port is no longer floating when a 100mV change from load voltage occurs,
and begins to float when a 100mV change from the loaded VOH/VOL level occurs. IOH/IOL ≥ ±20mA.
SU00011
Figure 34. Float Waveform
VDD
EA
RST
XTAL1
XTAL2
VSS
VDD
(NC)
CLOCK SIGNAL
SU00591B
Figure 35. IDD Test Condition, Active Mode
All other pins are disconnected
VDD
EA
RST
XTAL1
XTAL2
VSS
VDD
(NC)
CLOCK SIGNAL
SU00590B
VDD
Figure 36. IDD Test Condition, Idle Mode
All other pins are disconnected



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com