| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
STR710FZ2H6 Datasheet(PDF) 56 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR710FZ2H6 Datasheet(HTML) 56 Page - STMicroelectronics |
|
56 / 77 page ![]() Electrical parameters STR71xF 56/77 5.3.7 EMI - External Memory Interface Subject to general operating conditions for VDD, fHCLK, and TA unless otherwise specified. The tables below use a variable which is derived from the EMI_BCONn registers (described in the STR71x Reference Manual) and represents the special characteristics of the programmed memory cycle. tres(TIM) Timer resolution time 1 tPCLK2 fPCLK2 = 30MHz 33.3 ns fEXT Timer external clock frequency fCK_TIM(MAX) = fMCLK 0 fCK_TIM/4 MHz fCK_TIM = fMCLK = 60MHz 015 MHz ResTIM Timer resolution 16 bit tCOUNTER 16-bit Counter clock period when internal clock is selected 1 65536 tPCLK fPCLK2 = 30MHz 0.033 2184 µs TMAX_COUNT Maximum Possible Count 65536x 65536 tPCLK fPCLK2 = 30MHz 143.1 s Table 30. TIM characteristics Symbol Parameter Conditions Min Typ Max Unit Table 31. EMI general characteristics Symbol Parameter Value tMCLK CPU clock period 1 / fMCLK tC Memory cycle time wait states tMCLK x (1 + [C_LENGTH]) |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |