STW81101AT datasheet(18/48 Pages) STMICROELECTRONICS

No. de pieza	STW81101AT

Descripción Electrónicos	Multi-band RF frequency synthesizer with integrated VCOs

PDF	48 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

18 / 48 page

Circuit description

STW81101

18/48

Circuit description

5.1

Reference input stage

The reference input stage is shown in

Figure 15. The resistor network feeds a DC bias at the

Fref input while the inverter used as the frequency reference buffer is AC coupled.

Figure 15.

Reference frequency input buffer

5.2

Reference divider

The 10-bit programmable reference counter allows division of the input reference frequency

to produce the input clock to the PFD. The division ratio is programmed through the digital

interface.

5.3

Prescaler

The dual-modulus prescaler P/P+1 takes the CML clock from the VCO buffer and divides it

down to a manageable frequency for the CMOS A and B counters. The modulus P is

programmable and can be set to 16 or 19. The prescaler is based on a synchronous 4/5

core whose division ratio depends on the state of the modulus input.

INV

BUF

VDD

ref

Power Down

STW81101AT Datasheet(PDF) 18 Page - STMicroelectronics