| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
LAN9252/ML Datasheet(PDF) 184 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML Datasheet(HTML) 184 Page - Microchip Technology |
|
184 / 329 page ![]() LAN9252 DS00001909A-page 184 2015 Microchip Technology Inc. 11.2.16.29 PHY x MAC Receive Address A Register (PHY_RX_ADDRA_x) Note 21: Register bits designated as NASR are reset when the PHY Reset is generated via the Reset Control Reg- ister (RESET_CTL). The NASR designation is only applicable when the Soft Reset (PHY_SRST) bit of the PHY x Basic Control Register (PHY_BASIC_CONTROL_x) is set. Index (In Decimal): 3.32865 Size: 16 bits Bits Description Type Default 15:0 Physical Address [47:32] R/W/ NASR Note 21 FFFFh |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |