 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TMS320DM647 Datasheet(PDF) 86 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM647 Datasheet(HTML) 86 Page - Texas Instruments |
|
|
86 / 167 page  www.ti.com CLKIN1 PCLK RESET RESETST AT SYSREFCLK(PLL1C) ZGroup POR SYSCLK3 SYSCLK4 SYSCLK5 AECLKOUT (Internal) BootandDevice ConfigurationPins LowGroup HighGroup CLKIN2 InternalResetPLL2C SYSREFCLK(PLL2C) SYSCLK1(PLL2C) SYSCLK2 5 9 7 8 Undefined Undefined Low High-Z Undefined High PLL2Unlocked PLL2Locked (A) PLL2Unlocked ClockV alid Undefined Undefined Undefined ClockV alid(B) PowerSuppliesRamping PowerSuppliesStable TMS320DM647/TMS320DM648 Digital Media Processor SPRS372A – MAY 2007 – REVISED JUNE 2007 A. SYSREFCLK of the PLL2 controller runs at CLKIN2 ×10. B. SYSCLK1 of PLL2 controller runs at SYSREFCLK/2 (default). C. Power supplies, CLKIN1, CLKIN2 (if used), and PCLK (if used) must be stable before the start of tw(POR). Figure 6-10. Power-Up Timing Peripheral Information and Electrical Specifications 86 Submit Documentation Feedback |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Mexican ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
