| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
M35080MN Datasheet(PDF) 9 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M35080MN Datasheet(HTML) 9 Page - STMicroelectronics |
|
9 / 18 page ![]() 9/18 M35080 WIP bits. WIP is high during the self-timed write cycle. When the cycle is completed, the write en- able latch is reset. Page Write Operation A maximum of 32 bytes of data can be written dur- ing one Write time, tW, provided that they are all to the same page (see Figure 11). The Page Write operation is the same as the Byte Write operation, except that instead of deselecting the device after the first byte of data, up to 31 additional bytes can be shifted in (and the device is deselected after the last byte). Any address of the memory can be chosen as the first address to be written. If the address counter reaches the end of the page (an address of the form xxxx xxxx xxx1 1111) and the clock contin- ues, the counter rolls over to the first address of the same page (xxxx xxxx xxx0 0000) and over- writes any previously written data. As before, the Write cycle only starts if the S tran- sition occurs just after the eighth bit of the last data byte has been received, as shown in Figure 12. DATA PROTECTION AND PROTOCOL SAFETY To protect the data in the memory from inadvertent corruption, the memory device only responds to correctly formulated commands. The main securi- ty measures can be summarized as follows: – The WEL bit is reset at power-up. –S must rise after the eighth clock count (or mul- tiple thereof) in order to start a non-volatile write cycle (in the memory array or in the status reg- ister). – Accesses to the memory array are ignored dur- ing the non-volatile programming cycle, and the programming cycle continues unaffected. – After execution of a WREN, WRDI, or RDSR in- struction, the device enters a wait state, and waits to be deselected. – Invalid S transitions are ignored. Figure 10. Write Data to Incremental Registers (WRINC) Note: 1. The most significant address bits, A15-A10, are treated as Don’t Care. C D AI02146B S 34 33 35 36 37 38 39 32 C D S 15 2 1 3456789 10 20 21 22 23 24 25 26 27 14 13 3210 28 29 30 INSTRUCTION 16 BIT ADDRESS 0 765432 0 1 DATA BYTE 1 31 765432 0 1 DATA BYTE 2 |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |