LAN9312 datasheet(39/458 Pages) SMSC

39 / 458 page

High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface

Datasheet

SMSC LAN9312

Revision 1.2 (04-08-08)

DATASHEET

4.2.2.2

Soft Reset (SRST)

A soft reset is performed by setting the SRST bit of the Hardware Configuration Register (HW_CFG).

A soft reset will reset the HBI, Host MAC, and System CSRs below address 100h. The soft reset also

clears any TX or RX errors in the Host MAC transmitter and receiver (TXE/RXE). This reset does not

latch the configuration straps. On soft reset, the EEPROM Loader is run, but loads only the MAC

address into the Host MAC. No other values are loaded by the EEPROM Loader in this case.

A soft reset typically takes 590uS, plus an additional time (550uS for I2C, 170uS for Microwire) when

data is loaded from the EEPROM via the EEPROM Loader.

4.2.3

Single-Module Resets

A single-module reset will reset only the specified module. Single-module resets do not latch the

configuration straps or initiate the EEPROM Loader. A single-module reset is initiated by assertion of

the following:

Port 2 PHY Reset

Port 1 PHY Reset

Virtual PHY Reset

4.2.3.1

Port 2 PHY Reset

A Port 2 PHY reset is performed by setting the PHY2_RST bit of the Reset Control Register

(RESET_CTL) or the Reset bit in the Port x PHY Basic Control Register (PHY_BASIC_CONTROL_x).

Upon completion of the Port 2 PHY reset, the PHY2_RST and Reset bits are automatically cleared.

No other modules of the LAN9312 are affected by this reset.

In addition to the methods above, the Port 2 PHY is automatically reset after returning from a PHY

power-down mode. This reset differs in that the PHY power-down mode reset does not reload or reset

any of the PHY registers. Refer to Section 7.2.9, "PHY Power-Down Modes," on page 94 for additional

information.

Port 2 PHY reset completion can be determined by polling the PHY2_RST bit in the Reset Control

(PHY_BASIC_CONTROL_x) until it clears. Under normal conditions, the PHY2_RST and Reset bit will

clear approximately 110uS after the Port 2 PHY reset occurrence.

Note: When using the Reset bit to reset the Port 2 PHY, register bits designated as NASR are not

reset.

Refer to Section 7.2.10, "PHY Resets," on page 95 for additional information on Port 2 PHY resets.

4.2.3.2

Port 1 PHY Reset

A Port 1 PHY reset is performed by setting the PHY1_RST bit of the Reset Control Register

(RESET_CTL) or the Reset bit in the Port x PHY Basic Control Register (PHY_BASIC_CONTROL_x).

Upon completion of the Port 1 PHY reset, the PHY1_RST and Reset bits are automatically cleared.

No other modules of the LAN9312 are affected by this reset.

In addition to the methods above, the Port 1 PHY is automatically reset after returning from a PHY

power-down mode. This reset differs in that the PHY power-down mode reset does not reload or reset

any of the PHY registers. Refer to Section 7.2.9, "PHY Power-Down Modes," on page 94 for additional

information.

Port 1 PHY reset completion can be determined by polling the PHY1_RST bit in the Reset Control

(PHY_BASIC_CONTROL_x) until it clears. Under normal conditions, the PHY1_RST and Reset bit will

clear approximately 110uS after the Port 1 PHY reset occurrence.

LAN9312 Datasheet(PDF) 39 Page - SMSC Corporation

LAN9312 Datasheet(HTML) 39 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL