RA4L1 datasheet(61/125 Pages) RENESAS

61 / 125 page

SDAn

SCLn

VIH

VIL

P*1

S*1

tSf

tSr

tSDAH

tSDAS

tSP

P*1

Test conditions:

VIH = VCC × 0.7, VIL = VCC × 0.3

VOL = 0.6 V, IOL = 6 mA

Sr*1

Note:

n = 0, 1, 3 to 5, 9

Note 1. S, P, and Sr indicate the following conditions:

S: Start condition

P: Stop condition

Sr: Restart condition

Figure 2.30

SCI simple IIC mode timing

2.3.9

SPI Timing

Table 2.39

SPI timing (1 of 3)

Parameter

Symbol

Min

Max

Unit

Test conditions

RSPCK clock

cycle

Master

2.7 V ≤ VCC ≤ 3.6 V

tSPcyc*1

—

Figure 2.31

C = 30 pF

2.4 V ≤ VCC < 2.7 V

100

—

1.8 V ≤ VCC < 2.4 V

200

—

1.6 V ≤ VCC < 1.8 V

500

—

Slave

2.7 V ≤ VCC ≤ 3.6 V

100

—

2.4 V ≤ VCC < 2.7 V

200

—

1.8 V ≤ VCC < 2.4 V

400

—

1.6 V ≤ VCC < 1.8 V

1500

—

RSPCK clock

high pulse width

Master

tSPCKWH

(tSPcyc – tSPCKr –

tSPCKf) / 2 – 3

—

Slave

0.4 × tSPcyc

0.6 × tSPcyc

RSPCK clock

low pulse width

Master

tSPCKWL

(tSPcyc – tSPCKr –

tSPCKf) / 2 – 3

—

Slave

0.4 × tSPcyc

0.6 × tSPcyc

RSPCK clock

rise and fall time

Output

2.7 V ≤ VCC ≤ 3.6 V

tSPCKr,

tSPCKf

—

2.4 V ≤ VCC < 2.7 V

—

1.8 V ≤ VCC ≤ 2.4 V

—

1.6 V ≤ VCC < 1.8 V

—

Input

—

µs

RA4L1 Datasheet

2. Electrical Characteristics

R01DS0447EJ0131 Rev.1.31

May 26, 2026

Page 61 of 125

RA4L1 Datasheet(PDF) 61 Page - Renesas Technology Corp

RA4L1 Datasheet(HTML) 61 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL