LIS302DL datasheet(33/42 Pages) STMICROELECTRONICS

33 / 42 page

LIS302DL

33/42

7.15

FF_WU_SRC_2 (35h)

Free-fall and wake-up source register. Read only register.

Reading at this address clears FF_WU_SRC_2 register and the FF, WU 2 interrupt and

allows the refreshment of data in the FF_WU_SRC_2 register if the latched option was

chosen.

7.16

FF_WU_THS_2 (36h)

Most significant bit (DCRM) is used to select the resetting mode of the duration counter. If

DCRM=0 counter is resetted when the interrupt is no more active else if DCRM=1 duration

counter is decremented.

7.17

FF_WU_DURATION_2 (37h)

Table 41.

YHYLXHXL

Table 42.

Interrupt active. Default value: 0

(0: no interrupt has been generated;

1: one or more interrupt event has been generated)

Z high. Default value: 0

(0: no interrupt; 1: ZH event has occurred)

Z low. Default value: 0

(0: no interrupt; 1: ZL event has occurred)

Y high. Default value: 0

(0: no interrupt; 1: YH event has occurred)

Y low. Default value: 0

(0: no interrupt; 1: YL event has occurred)

X high. Default value: 0

(0: no interrupt; 1: XH event has occurred)

X low. Default value: 0

(0: no interrupt; 1: XL event has occurred)

Table 43.

DCRM

THS6

THS5

THS4

THS3

THS2

THS1

THS0

Table 44.

DCRM

Resetting mode selection. Default value: 0

(0: counter resetted; 1: counter decremented)

THS6, THS0

Free-fall / wake-up Threshold. Default value: 000 0000

Table 45.

LIS302DL Datasheet(PDF) 33 Page - STMicroelectronics

LIS302DL Datasheet(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Descarga

Enlace URL