PSD411A1 datasheet(21/123 Pages) STMICROELECTRONICS

No. de pieza	PSD411A1

Descripción Electrónicos	Low Cost Field Programmable Microcontroller Peripherals

PDF	123 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

21 / 123 page

PSD4XX Family

9.0

The PSD4XX

Architecture

(cont.)

9.1.1.5 The ZPLD Power Management

The ZPLD implements a Zero Power Mode, which provides considerable power savings

for low to medium frequency operations. To enable this feature, the ZPLD Turbo bit in the

Power Management Mode Register 0 (PMMR0) has to be turned off.

If none of the inputs to the ZPLD are switching for a time period of 90ns, the ZPLD puts

itself into Zero Power Mode and the current consumption is minimal. The ZPLD will

resume normal operation as soon as one or more of the inputs change state.

Two other features of the ZPLD provide additional power savings:

1. Clock Disable:

Users can disable the clock input to the ZPLD and/or macrocells,thereby reducing

AC power consumption.

2. Product Term Disable:

Unused product terms in the ZPLD are disabled by the PSDsoft Software

automatically for further power savings.

The ZPLD power configuration is described in the Power Management Unit section.

PSD411A1 Datasheet(PDF) 21 Page - STMicroelectronics