ADN8102ACPZ-R7 datasheet(25/32 Pages) AD

25 / 32 page

ADN8102

Rev. A | Page 25 of 32

Table 15. Symbol Definitions for Output Levels vs. Setting

Symbol

Formula

Definition

VOD

25 Ω × IDC

Peak differential output voltage

VOD p-p

25 Ω × IDC × 2 = 2 × VOD

Peak-to-peak differential output voltage

dVOCM_DC-COUPLED

25 Ω × ITOT/2 = VOD p-p/4 + (IPE/2 × 25)

Output common-mode shift

dVOCM_AC-COUPLED

50 Ω × ITOT/2 = VOD p-p/2 + (IPE/2 × 50)

Output common-mode shift

IDC

VOD/RTERM

Output current that sets output level

IPE

—

Output current used for PE

ITOT

IDC + IPE

Total transmitter output current

VTTO − dVOCM + VOD/2

Maximum single-ended output voltage

VTTO − dVOCM − VOD/2

Minimum single-ended output voltage

SELECTIVE SQUELCH AND DISABLE

Each transmitter is equipped with output disable and output

squelch controls. Disable is a full power-down state: the trans-

mitter current is reduced to zero and the output pins pull up

to VTTO, but there is a delay of approximately 1 μs associated

with re-enabling the transmitter. The output disable control is

accessed through the EN bit (Bit 5) of the OUT_A/OUT_B

configuration registers through the I2C control interface.

Squelch is not a full power-down state but a state in which only

the output current is reduced to zero and the output pins pull

up to VTTO, and there is a much smaller delay to bring back

the output current. The output squelch and the output disable

control can both be accessed through the OUT_A/OUT_B

squelch control registers, with the top nibble representing the

squelch control for one entire output port and the bottom

nibble representing the output disable for one entire output

port. The ports are disabled or squelched by writing 0s to the

corresponding nibbles. The ports are enabled by writing all 1s,

which is the default setting. For example, to squelch Port A,

written to all 0s for this functionality.

Table 16. Squelch Programming

Name

Address

Data

Default

OUT_A/

OUT_B

Squelch

Control

0xC3,

0xE3

SQUELCH[3:0]

DISABLE[3:0]

0xFF

ADN8102ACPZ-R7 Datasheet(PDF) 25 Page - Analog Devices

ADN8102ACPZ-R7 Datasheet(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Descarga

Enlace URL