T84C5112-RKFCV datasheet(46/97 Pages) ATMEL

46 / 97 page

Rev. B - November 10, 2000

Preliminary

T80C5112

Figure 21. SPI Interrupt Requests Generation

12.4.5. Registers

There are three registers in the module that provide control, status and data storage functions. These registers are

describes in the following paragraphs.

12.4.5.1. Serial Peripheral CONtrol register (SPCON)

The Serial Peripheral Control Register does the following:

Selects one of the Master clock rates,

Configure the SPI module as Master or Slave,

Selects serial clock polarity and phase,

Enables the SPI module,

Frees the SS pin for a general purpose

Table 23 describes this register and explains the use of each bit:

Table 23. Serial Peripheral Control Register

SPR2

SPEN

SSDIS

MSTR

CPOL

CPHA

SPR1

SPR0

Bit

Number

Bit Mnemonic

R/W

Mode

Description

SPR2

Serial Peripheral Rate 2

Bit with SPR1 and SPR0 define the clock rate

SPEN

Serial Peripheral Enable

Clear to disable the SPI interface

Set to enable the SPI interface

SSDIS

SS Disable

Clear to enable SS# in both Master and Slave modes

Set to disable SS# in both Master and Slave modes. In Slave mode, this bit has no effect if

CPHA = Õ0Õ

MSTR

Serial Peripheral Master

Clear to configure the SPI as a Slave

Set to configure the SPI as a Master

CPOL

Clock Polarity

Clear to have the SCK set to Õ0Õ in idle state

Set to have the SCK set to Õ1Õ in idle low

CPHA

Clock Phase

Clear to have the data sampled when the SPSCK leaves the idle state (see CPOL)

Set to have the data sampled when the SPSCK returns to idle state (see CPOL)

SSDIS

MODF

CPU Interrupt Request

SPI Receiver/error

CPU Interrupt Request

SPI Transmitter

SPI

CPU Interrupt Request

SPIF

T84C5112-RKFCV Datasheet(PDF) 46 Page - ATMEL Corporation

T84C5112-RKFCV Datasheet(HTML) 46 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Descarga

Enlace URL