Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

ST7LITE1XB Datasheet(PDF) 24 Page - STMicroelectronics

No. de pieza ST7LITE1XB
Descripción Electrónicos  8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LITE1XB Datasheet(HTML) 24 Page - STMicroelectronics

Back Button ST7LITE1XB_08 Datasheet HTML 20Page - STMicroelectronics ST7LITE1XB_08 Datasheet HTML 21Page - STMicroelectronics ST7LITE1XB_08 Datasheet HTML 22Page - STMicroelectronics ST7LITE1XB_08 Datasheet HTML 23Page - STMicroelectronics ST7LITE1XB_08 Datasheet HTML 24Page - STMicroelectronics ST7LITE1XB_08 Datasheet HTML 25Page - STMicroelectronics ST7LITE1XB_08 Datasheet HTML 26Page - STMicroelectronics ST7LITE1XB_08 Datasheet HTML 27Page - STMicroelectronics ST7LITE1XB_08 Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 159 page
background image
ST7LITE1xB
24/159
– The x8 PLL is intended for operation with VDD in
the 3.3V to 5.5V range 1)
Refer to Section 15.1 for the option byte descrip-
tion.
If the PLL is disabled and the RC oscillator is ena-
bled, then fOSC = 1MHz.
If both the RC oscillator and the PLL are disabled,
fOSC is driven by the external clock.
Figure 13. PLL Output Frequency Timing
Diagram
When the PLL is started, after reset or wake up
from Halt mode or AWUFH mode, it outputs the
clock after a delay of tSTARTUP.
When the PLL output signal reaches the operating
frequency, the LOCKED bit in the SICSCR register
is set. Full PLL accuracy (ACCPLL) is reached after
a stabilization time of tSTAB (see Figure 13 and
13.3.5 Internal RC Oscillator and PLL)
Refer to section 7.6.4 on page 35 for a description
of the LOCKED bit in the SICSR register.
Note 1:
It is possible to obtain fOSC = 4MHz in the 3.3V to
5.5V range with internal RC and PLL enabled by
selecting 1MHz RC and x8 PLL and setting the
PLLdiv2 bit in the PLLTST register (see section
7.6.4 on page 35).
4/8 x
freq.
LOCKED bit set
tSTAB
tLOCK
input
tSTARTUP
t
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com