H8SLASH3024 datasheet(77/841 Pages) RENESAS

No. de pieza	H8/3024

Descripción Electrónicos	Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

PDF	841 Pages

Scroll/Zoom	100%

Fabricante Electrónico	RENESAS [Renesas Technology Corp]

Página de inicio	http://www.renesas.com

Logo

77 / 841 page

Section 2 CPU

Rev. 2.00 Sep 20, 2005 page 39 of 800

REJ09B0260-0200

Table 2.9

System Control Instructions

Instruction Size*

Function

TRAPA

—

Starts trap-instruction exception handling

RTE

—

Returns from an exception-handling routine

SLEEP

—

Causes a transition to the power-down state

LDC

B/W

(EAs)

→ CCR

Moves the source operand contents to the condition code register. The

condition code register size is one byte, but in transfer from memory, data is

read by word access.

STC

B/W

CCR

→ (EAd)

Transfers the CCR contents to a destination location. The condition code

access.

ANDC

CCR

∧ #IMM → CCR

Logically ANDs the condition code register with immediate data.

ORC

CCR

∨ #IMM → CCR

Logically ORs the condition code register with immediate data.

XORC

CCR

⊕ #IMM → CCR

Logically exclusive-ORs the condition code register with immediate data.

NOP

—

PC + 2

→ PC

Only increments the program counter.

Note: * Size refers to the operand size.

B: Byte

W: Word

H8/3024 Datasheet(PDF) 77 Page - Renesas Technology Corp

H8/3024 Datasheet(HTML) 77 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL