TSA1001IFT datasheet(13/19 Pages) STMICROELECTRONICS

13 / 19 page

13/19

TSA1001 APPLICATION NOTE

DETAILED INFORMATION

The TSA1001 is a High Speed analog to digital

converter based on a pipeline architecture and the

latest deep submicron CMOS process to achieve

the best performances in terms of linearity and

power consumption.

The pipeline structure consists of 9 internal con-

version stages in which the analog signal is fed

and sequencially converted into digital data.

Each 8 first stages consists of an Analog to Digital

converter, a Digital to Analog converter, a Sample

and Hold and a gain of 2 amplifier. A 1.5bit conver-

sion resolution is achieved in each stage. The lat-

est stage simply is a comparator. Each resulting

LSB-MSB couple is then time shifted to recover

from the conversion delay. Digital data correction

completes the processing by recovering from the

redundancy of the (LSB-MSB) couple for each

stage. The corrected data are outputed through

the digital buffers.

Signal input is sampled on the rising edge of the

clock while digital outputs are delivered on the fall-

ing edge of the Data Ready signal.

The advantages of such a converter reside in the

combination of pipeline architecture and the most

advanced technologies. The highest dynamic per-

formances are achieved while consumption re-

mains at the lowest level.

Some functionalities have been added in order to

simplify as much as possible the application

board. These operational modes are described in

the following table.

The TSA1001 is pin to pin compatible with the

8bits/40Msps

TSA0801,

the

10bits/50Msps

TSA1002 and the 12bits/50Msps TSA1201. This

ensures a conformity within the product family and

above all, an easy upgrade of the application.

OPERATIONAL MODES DESCRIPTION

Data Format Select (DFSB)

When set to low level (VIL), the digital input DFSB

provides a two’s complement digital output MSB.

This can be of interest when performing some fur-

ther signal processing.

When set to high level (VIH), DFSB provides a

standard binary output coding.

Output Enable (OEB)

When set to low level (VIL), all digital outputs re-

main active and are in

low impedance state.

When set to high level (VIH), all digital outputs

buffers are in high impedance state. This results in

lower consumption while the converter goes on

sampling.

When OEB is set to low level again, , the data is

then valid on the output with a very short Ton de-

lay.

The timing diagram summarizes this operating cy-

cle.

Out of Range (OR)

This function is implemented on the output stage

in order to set up an "Out of Range" flag whenever

the digital data are over the full scale range.

Typically, there is a detection of all the data being

at ’0’ or all the data being at ’1’. This ends up with

an output signal OR which is in low level state

Inputs

Outputs

Analog input differential level

DFSB

OEB

Most Significant Bit (MSB)

(VIN-VINB)

RANGE

CLK

-RANGE

(VIN-VINB)

CLK

RANGE> (VIN-VINB) >-RANGE

CLK

(VIN-VINB)

RANGE

CLK

Complemented D9

-RANGE

(VIN-VINB)

CLK

Complemented D9

RANGE> (VIN-VINB) >-RANGE

CLK

Complemented D9

TSA1001IFT Datasheet(PDF) 13 Page - STMicroelectronics

TSA1001IFT Datasheet(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

Datasheet Descarga

Enlace URL