COP8SA datasheet(45/60 Pages) NSC

45 / 60 page

13.0 Instruction Set (Continued)

JSRL

Addr.

Jump SubRoutine Long

[SP]←PL, [SP−1]←PU,SP−2, PC←ii

JSR

Addr.

Jump SubRoutine

[SP]←PL, [SP−1]←PU,SP−2, PC9…0←i

JID

Jump InDirect

PL←ROM (PU,A)

RET

RETurn from subroutine

SP + 2, PL←[SP], PU←[SP−1]

RETSK

RETurn and SKip

SP + 2, PL←[SP],PU←[SP−1],

skip next instruction

RETI

RETurn from Interrupt

SP + 2, PL ←[SP],PU←[SP−1],GIE←1

INTR

Generate an Interrupt

[SP]←PL, [SP−1]←PU, SP−2, PC←0FF

NOP

No OPeration

PC←PC+1

13.7 INSTRUCTION EXECUTION TIME

Most instructions are single byte (with immediate addressing

mode instructions taking two bytes).

Most single byte instructions take one cycle time to execute.

Skipped instructions require x number of cycles to be

skipped, where x equals the number of bytes in the skipped

instruction opcode.

See the BYTES and CYCLES per INSTRUCTION table for

details.

Bytes and Cycles per Instruction

The following table shows the number of bytes and cycles for

each instruction in the format of byte/cycle.

Arithmetic and Logic Instructions

[B]

Direct

Immed.

ADD

1/1

3/4

2/2

ADC

1/1

3/4

2/2

SUBC

1/1

3/4

2/2

AND

1/1

3/4

2/2

1/1

3/4

2/2

XOR

1/1

3/4

2/2

IFEQ

1/1

3/4

2/2

IFGT

1/1

3/4

2/2

IFBNE

1/1

DRSZ

1/3

SBIT

1/1

3/4

RBIT

1/1

3/4

IFBIT

1/1

3/4

RPND

1/1

Instructions Using A & C

CLRA

1/1

INCA

1/1

DECA

1/1

LAID

1/3

DCORA

1/1

RRCA

1/1

RLCA

1/1

SWAPA

1/1

IFC

1/1

IFNC

1/1

PUSHA

1/3

POPA

1/3

ANDSZ

2/2

Transfer of Control Instructions

JMPL

3/4

JMP

2/3

1/3

JSRL

3/5

JSR

2/5

JID

1/3

VIS

1/5

RET

1/5

RETSK

1/5

RETI

1/5

INTR

1/7

NOP

1/1

COP8SA Datasheet(PDF) 45 Page - National Semiconductor (TI)

COP8SA Datasheet(HTML) 45 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Descarga

Enlace URL