CPC7593MATR datasheet(12/24 Pages) CLARE

12 / 24 page

CPC7593

www.clare.com

R04

1.7 Digital I/O Electrical Specifications

Parameter

Test Conditions

Symbol

Minimum

Typical

Maximum

Unit

Input Characteristics

Input voltage, Logic low

Input voltage falling

VIL

0.8

1.1

Input voltage, Logic high

Input voltage rising

VIH

-1.7

2.0

Input leakage current,

INRINGING, INTESTin,

and INTESTout Logic high

VDD = 5.5 V, VBAT = -75 V, VIH = 2.4V

IIH

-0.1

μA

Input leakage current,

INRINGING, INTESTin,

and INTESTout Logic low

VDD = 5.5 V, VBAT = -75 V, VIL = 0.4V

IIL

-0.1

μA

Input leakage current,

LATCH Logic high

VDD = 4.5 V, VBAT = -75 V, VIH = 2.4V

IIH

719

μA

LATCH Pull-up

Minimum Load

VDD = 4.5 V, VBAT = -75 V, IIN = -10 μA

Latch input transitions to logic high.

Logic = High

True

Input leakage current,

LATCH Logic low

VDD = 5.5 V, VBAT = -75 V, VIL = 0.4V

IIL

125

μA

Input leakage current,

TSD Logic high

VDD = 5.5 V, VBAT = -75 V, VIH = VDD

IIH

μA

Input leakage current,

TSD Logic low

VDD = 5.5 V, VBAT = -75 V, VIL = 0.4V

IIL

μA

Output Characteristics

Output voltage,

TSD Logic high

VDD = 5.5 V, VBAT = -75 V, ITSD = 10μAVTSD_off

2.4

VDD

-V

Output voltage,

TSD Logic low

VDD = 5.5 V, VBAT = -75 V, ITSD = 1mA

VTSD_on

-0

0.4

CPC7593MATR Datasheet(PDF) 12 Page - Clare, Inc.

CPC7593MATR Datasheet(HTML) 12 Page - Clare, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Descarga

Enlace URL