Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Mexican  ▼
ALLDATASHEET.COM.MX

X  

Preview PDF HTML

BQ20Z60-R1 Datasheet(PDF) 7 Page - Texas Instruments

Click here to check the latest version.
No. de pieza BQ20Z60-R1
Descripción Electrónicos  SBS 1.1-COMPLIANT GAS GAUGE ENABLED WITH IMPEDANCE TRACK??TECHNOLOGY FOR USE WITH THE bq29330
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI - Texas Instruments

BQ20Z60-R1 Datasheet(HTML) 7 Page - Texas Instruments

Back Button BQ20Z60-R1 Datasheet HTML 3Page - Texas Instruments BQ20Z60-R1 Datasheet HTML 4Page - Texas Instruments BQ20Z60-R1 Datasheet HTML 5Page - Texas Instruments BQ20Z60-R1 Datasheet HTML 6Page - Texas Instruments BQ20Z60-R1 Datasheet HTML 7Page - Texas Instruments BQ20Z60-R1 Datasheet HTML 8Page - Texas Instruments BQ20Z60-R1 Datasheet HTML 9Page - Texas Instruments BQ20Z60-R1 Datasheet HTML 10Page - Texas Instruments BQ20Z60-R1 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 15 page
background image
SMBC
SMBD
SMBC
SMBD
SMBC
SMBD
S
tSU(STA)
S
P
tBUF
tSU(STO)
tR
tF
SMBC
SMBD
tTIMEOUT
tHIGH
tLOW
tF
tR
tHD(DAT)
tSU(DAT)
tHD(STA)
Start and Stop condition
Wait and Hold condition
Timeout condition
Repeated Start condition
bq20z60-R1
www.ti.com
SLUS991 – DECEMBER 2009
SMBus TIMING SPECIFICATIONS (continued)
VCC = 2.4 V to 2.6 V, TA = –40°C to 85°C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tLOW:SEXT Cumulative clock low slave extend time
See (3)
25
ms
tLOW:MEXT Cumulative clock low master extend time See
(4)
10
tF
Clock/data fall time
(VILMAX – 0.15 V) to (VIHMIN + 0.15 V)
300
ns
tR
Clock/data rise time
0.9 VCC to (VILMAX – 0.15 V)
1000
(3)
tLOW:SEXT is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
(4)
tLOW:MEXT is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop.
SMBus TIMING DIAGRAM
A.
SCLKACK is the acknowledge related clock pulse generated by the master.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s) :bq20z60-R1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com