MPC5634MF0MMGA6 datasheet(11/118 Pages) FREESCALE

11 / 118 page

Overview

MPC5634M Microcontroller Data Sheet, Rev. 4

Preliminary—Subject to Change Without Notice

Freescale Semiconductor

Table constants calibrated using MMU and internal and external RAM

Scalar constants calibrated using cache line locking

— Configured via the IEEE 1149.1 (JTAG) port

•

IEEE 1149.1 JTAG controller (JTAGC)

— IEEE 1149.1-2001 Test Access Port (TAP) interface

— 5-bit instruction register that supports IEEE 1149.1-2001 defined instructions

— 5-bit instruction register that supports additional public instructions

— Three test data registers: a bypass register, a boundary scan register, and a device identification register

— Censorship disable register. By writing the 64-bit serial boot password to this register, Censorship may be disabled

until the next reset

— TAP controller state machine that controls the operation of the data registers, instruction register and associated

circuitry

•

On-chip Voltage Regulator for single 5 V supply operation

— On-chip regulator 5 V to 3.3 V for internal supplies

— On-chip regulator controller 5 V to 1.2 V (with external bypass transistor) for core logic

•

Low-power modes

— SLOW Mode. Allows device to be run at very low speed (approximately 1 MHz), with modules (including the

PLL) selectively disabled in software

— STOP Mode. System clock stopped to all modules including the CPU. Wake-up timer used to restart the system

clock after a predetermined time

1.3

MPC5634M feature details

1.3.1

e200z335 core

The e200z335 processor utilizes a four stage pipeline for instruction execution. The Instruction Fetch (stage 1), Instruction

Decode/Register file Read/Effective Address Calculation (stage 2), Execute/Memory Access (stage 3), and Register Writeback

(stage 4) stages operate in an overlapped fashion, allowing single clock instruction execution for most instructions.

The integer execution unit consists of a 32-bit Arithmetic Unit (AU), a Logic Unit (LU), a 32-bit Barrel shifter (Shifter), a

Mask-Insertion Unit (MIU), a Condition Register manipulation Unit (CRU), a Count-Leading-Zeros unit (CLZ), a 32

×32

Hardware Multiplier array, result feed-forward hardware, and support hardware for division.

Most arithmetic and logical operations are executed in a single cycle with the exception of the divide instructions. A

Count-Leading-Zeros unit operates in a single clock cycle. The Instruction Unit contains a PC incrementer and a dedicated

Branch Address adder to minimize delays during change of flow operations. Sequential prefetching is performed to ensure a

supply of instructions into the execution pipeline. Branch target prefetching is performed to accelerate taken branches.

Prefetched instructions are placed into an instruction buffer capable of holding six instructions.

Branches can also be decoded at the instruction buffer and branch target addresses calculated prior to the branch reaching the

instruction decode stage, allowing the branch target to be prefetched early. When a branch is detected at the instruction buffer,

a prediction may be made on whether the branch is taken or not. If the branch is predicted to be taken, a target fetch is initiated

and its target instructions are placed in the instruction buffer following the branch instruction. Many branches take zero cycle

to execute by using branch folding. Branches are folded out from the instruction execution pipe whenever possible. These

include unconditional branches and conditional branches with condition codes that can be resolved early.

Conditional branches which are not taken and not folded execute in a single clock. Branches with successful target prefetching

which are not folded have an effective execution time of one clock. All other taken branches have an execution time of two

clocks. Memory load and store operations are provided for byte, halfword, and word (32-bit) data with automatic zero or sign

extension of byte and halfword load data as well as optional byte reversal of data. These instructions can be pipelined to allow

MPC5634MF0MMGA6 Datasheet(PDF) 11 Page - Freescale Semiconductor, Inc

MPC5634MF0MMGA6 Datasheet(HTML) 11 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL