AM1808AZCED3 datasheet(61/264 Pages) TI

61 / 264 page

AM1808

www.ti.com

SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010

Device Configuration

4.1

Boot Modes

This device supports a variety of boot modes through an internal ARM ROM bootloader. This device does

not support dedicated hardware boot modes. The input states of the BOOT pins are sampled and latched

into the BOOTCFG register, which is part of the system configuration (SYSCFG) module, when device

reset is deasserted. Boot mode selection is determined by the values of the BOOT pins.

See Using the OMAP-L1x8 Bootloader Application Report (SPRAB41) for more details on the ROM Boot

Loader.

The following boot modes are supported:

•

NAND Flash boot

–

8-bit NAND

•

NOR Flash boot

–

NOR Direct boot (8-bit or 16-bit)

–

NOR Legacy boot (8-bit or 16-bit)

–

NOR AIS boot (8-bit or 16-bit)

•

HPI Boot

•

I2C0/I2C1 Boot

–

EEPROM (Master Mode)

–

External Host (Slave Mode)

•

SPI0/ SPI1 Boot

–

Serial Flash (Master Mode)

–

SERIAL EEPROM (Master Mode)

–

External Host (Slave Mode)

•

UART0/UART1/UART2 Boot

–

External Host

4.2

SYSCFG Module

The following system level features of the chip are controlled by the SYSCFG peripheral:

•

Readable Device, Die, and Chip Revision ID

•

Control of Pin Multiplexing

•

Priority of bus accesses different bus masters in the system

•

Capture at power on reset the chip BOOT pin values and make them available to software

•

Control of the DeepSleep power management function

•

Enable and selection of the programmable pin pullups and pulldowns

•

Special case settings for peripherals:

–

Locking of PLL controller settings

–

Default burst sizes for EDMA3 transfer controllers

–

Selection of the source for the eCAP module input capture (including on chip sources)

–

McASP AMUTEIN selection and clearing of AMUTE status for the McASP

–

Control of the reference clock source and other side-band signals for both of the integrated USB

PHYs

–

Clock source selection for EMIFA

–

DDR2 Controller PHY settings

–

SATA PHY power management controls

•

Selects the source of emulation suspend signal (from ARM) of peripherals supporting this function.

Device Configuration

Submit Documentation Feedback

Product Folder Link(s): AM1808

AM1808AZCED3 Datasheet(PDF) 61 Page - Texas Instruments

AM1808AZCED3 Datasheet(HTML) 61 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL